Power4 System Design for High Reliability

Authors:
Douglas C. Bossen;Joel M. Tendler;Kevin Reick
Affiliations:
-;-;-
Venue:
IEEE Micro
Year:
2002

Citing 1
Cited 21

Fault-tolerance design of the IBM Enterprise System/9000 Type 9021 processors

IBM Journal of Research and Development

Transactional Memory Coherence and Consistency

Proceedings of the 31st annual international symposium on Computer architecture
Fingerprinting: bounding soft-error detection latency and bandwidth

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Minimized Embedding of Arbitrary Hamiltonian Graphs in Fault-tolerant Graph and Reconfiguration at Faults. I. One-fault-tolerant Structures

Automation and Remote Control
Increasing Register File Immunity to Transient Errors

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A chip prototyping substrate: the flexible architecture for simulation and testing (FAST)

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Area-efficient error protection for caches

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Predictable Performance in SMT Processors: Synergy between the OS and SMTs

IEEE Transactions on Computers
Evaluating instruction cache vulnerability to transient errors

MEDEA '06 Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures
Dual-mode floating-point multiplier architectures with parallel operations

Journal of Systems Architecture: the EUROMICRO Journal
Evaluating instruction cache vulnerability to transient errors

ACM SIGARCH Computer Architecture News
Software-Controlled Priority Characterization of POWER5 Processor

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology

Microprocessors & Microsystems
Techniques for Efficient Software Checking

Languages and Compilers for Parallel Computing
Dual-mode floating-point adder architectures

Journal of Systems Architecture: the EUROMICRO Journal
ESoftCheck: Removal of Non-vital Checks for Fault Tolerance

Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization
A framework for correction of multi-bit soft errors in L2 caches based on redundancy

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy-efficient cache design using variable-strength error-correcting codes

Proceedings of the 38th annual international symposium on Computer architecture
DEFCAM: A design and evaluation framework for defect-tolerant cache memories

ACM Transactions on Architecture and Code Optimization (TACO)
Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache

Proceedings of the 48th Design Automation Conference
Software encoded processing: building dependable systems with commodity hardware

SAFECOMP'07 Proceedings of the 26th international conference on Computer Safety, Reliability, and Security
Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

To achieve reliability goals, Power4 system design incorporates fault tolerance throughout the hardware, firmware, and operating system. Together, these system components provide concurrent and deferred maintenance, multilevel recovery from error, and runtime diagnostics.