Learning Hardware Using Multiple-Valued Logic, Part 1: Introduction and Approach

  • Authors:
  • Marek Perkowski;David Foote;Qihong Chen;Anas Al-Rabadi;Lech Jozwiak

  • Affiliations:
  • -;-;-;-;-

  • Venue:
  • IEEE Micro
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

The authors propose a learning-hardware approach as a generalization of evolvable hardware. A massively parallel, reconfigurable processor speeds up logic operators performed in learning hardware. The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis in digital-circuit-design automation.