Configware and morphware going mainstream

Authors:
Jürgen Becker;Reiner Hartenstein
Affiliations:
Institut fuer Technik der Informationsverabeitung (ITIV), Universitaet Karlsruhe (TH), D-761288 Karlsruhe (TH), Germany;Kaiserslautern University of Technology, Germany
Venue:
Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable systems
Year:
2003

Citing 19
Cited 16

Computing: a human activity

Computing: a human activity
Program Improvement by Source-to-Source Transformation

Journal of the ACM (JACM)
Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
The parallel execution of DO loops

Communications of the ACM
Automatic loop interchange

SIGPLAN '84 Proceedings of the 1984 SIGPLAN symposium on Compiler construction
Application Design for Configurable Computing

Computer
The Density Advantage of Configurable Computing

Computer
Deep-Submicron Microprocessor Design Issues

IEEE Micro
Learning Hardware Using Multiple-Valued Logic, Part 1: Introduction and Approach

IEEE Micro
Data-Procedural Languages for FPL-based Machines

FPL '94 Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications
Automatic Parallelism Exploitation for FPL-Based Accelerators

HICSS '98 Proceedings of the Thirty-First Annual Hawaii International Conference on System Sciences-Volume 7 - Volume 7
An Application-Tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing

SBCCI '00 Proceedings of the 13th symposium on Integrated circuits and systems design
Reconfigurable Processor Architectures for Mobile Phones

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Reconfigurable Processing: The Solution to Low-Power Programmable DSP

ICASSP '97 Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1 - Volume 1
Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)

ISVLSI '03 Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)
Speedup of ordinary programs

Speedup of ordinary programs
Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
From C Programs to the Configure-Execute Model

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-Based Architecture Integration

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

The digital divide of computing

Proceedings of the 1st conference on Computing frontiers
Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
The MOLEN Polymorphic Processor

IEEE Transactions on Computers
Scalable Processor Instruction Set Extension

IEEE Design & Test
Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Run-time reconfigurabilility and other future trends

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Implementation of dispatching algorithms for elevator systems using reconfigurable architectures

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
SAEPTUM: verification of ELAN hardware specifications using the proof assistant PVS

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
The changing role of computer architecture education within CS curricula: invited presentation

WCAE '04 Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture
A New Mutation Operator for the Elitism-Based Compact Genetic Algorithm

ICANNGA '07 Proceedings of the 8th international conference on Adaptive and Natural Computing Algorithms, Part I
Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms

Engineering Applications of Artificial Intelligence
Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing

Microprocessors & Microsystems
PRADA: a high-performance reconfigurable parallel architecture based on the dataflow model

International Journal of High Performance Systems Architecture
Hardware/Software Co-reconfigurable Instruction Decoder for Adaptive Multi-core DSP Architectures

Journal of Signal Processing Systems
Symbolic modeling of a universal reconfigurable logic gate and its applications to circuit synthesis

Proceedings of the 2012 ACM Research in Applied Computation Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

The paper addresses a broad readership in information technology, computer science and related areas, and gives an introduction to fine grain and coarse grain morphware, reconfigurable computing, and its impact on classical computer science and business models. It points out trends driven by microelectronics technology, EDA, and the mind set of data-stream-based computing.