Symbolic modeling of a universal reconfigurable logic gate and its applications to circuit synthesis

Authors:
Paul Tarau;Brenda Luderman
Affiliations:
University of North Texas;Texas Instruments Inc.
Venue:
Proceedings of the 2012 ACM Research in Applied Computation Symposium
Year:
2012

Citing 14
Cited 0

Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables

IEEE Transactions on Computers
Claude Elwood Shannon: collected papers

Claude Elwood Shannon: collected papers
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Retiring computer pioneer—

Communications of the ACM
A decade of reconfigurable computing: a visionary retrospective

Proceedings of the conference on Design, automation and test in Europe
Configware and morphware going mainstream

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable systems
Cyclic combinational circuits

Cyclic combinational circuits
Results of the Synthesis of Optimal Networks of AND and OR Gates for Four-Variable Switching Functions

IEEE Transactions on Computers
Exact combinational logic synthesis and non-standard circuit design

Proceedings of the 5th conference on Computing frontiers
The Art of Computer Programming, Volume 4, Fascicle 1: Bitwise Tricks & Techniques; Binary Decision Diagrams

The Art of Computer Programming, Volume 4, Fascicle 1: Bitwise Tricks & Techniques; Binary Decision Diagrams
A logic programming framework for combinational circuit synthesis

ICLP'07 Proceedings of the 23rd international conference on Logic programming
Synthesis of Small Reversible and Pseudo-Reversible Circuits Using Y-Gates and Inverse Y-Gates

ISMVL '10 Proceedings of the 2010 40th IEEE International Symposium on Multiple-Valued Logic
Evolutionary design of gate-level polymorphic digital circuits

EC'05 Proceedings of the 3rd European conference on Applications of Evolutionary Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the help of a simple reconfigurable logic gate that emulates conjunction, implication and a 1-bit memory cell, we devise a mechanism for synthesizing fine grained circuits that overlap multiple logic functions. The use of the gate as an integrated combinational and sequential logic building block enables processor architectures that naturally avoid the von Neumann bottleneck and support fine grained parallel execution. A symbolic model of the approach, including an exact synthesizer for small circuits, is provided as a literate Haskell program, available from http://logic.csci.unt.edu/tarau/research/2012/fsyn.hs.