Crosstalk noise in FPGAs

Authors:
Yajun Ran;Malgorzata Marek-Sadowska
Affiliations:
University of California, Santa Barbara, Santa Barbara, CA;University of California, Santa Barbara, Santa Barbara, CA
Venue:
Proceedings of the 40th annual Design Automation Conference
Year:
2003

Citing 6
Cited 4

Universal switch modules for FPGA design

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A crosstalk-aware timing-driven router for FPGAs

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
Interconnect tuning strategies for high-performance ICs

Proceedings of the conference on Design, automation and test in Europe
FPGA switch block layout and evaluation

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Architectures and algorithms for field-programmable gate arrays with embedded memory

Architectures and algorithms for field-programmable gate arrays with embedded memory

Layout techniques for FPGA switch blocks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-cost and highly reliable detector for transient and crosstalk faults affecting FPGA interconnects

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A novel minloop SB design to improve FPGA routability

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
A data capturing method for buses on chip

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

In recent years, due to rapid advances in VLSI manufacturing technology capable of packing more and more devices and wires on a chip, crosstalk has emerged as a serious problem affecting circuit reliability. Even though FPGAs are more immune to crosstalk noise than their ASIC counterparts manufactured in the same technological process, we have reached the point where FPGAs have become affected by crosstalk as well. Because FPGAs have regular interconnect structures, crosstalk noise can be more easily controlled. In this paper, we investigate the crosstalk noise in FPGAs and propose new strategies to reduce its impact on delay. Our methods can reduce crosstalk noise by statistically significant amounts with no penalty in performance, power, or area.