The visual instruction set (VIS) in UltraSPARC

Authors:
L. Kohn;G. Maturana;M. Tremblay;A. Prabhu;G. Zyner
Affiliations:
-;-;-;-;-
Venue:
COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
Year:
1995

Citing 0
Cited 22

A fast and flexible performance simulator for micro-architecture trade-off analysis on UltraSPARC-I

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
UltraSPARC-I

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Exploiting dual data-memory banks in digital signal processors

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
The design and analysis of a cache architecture for texture mapping

Proceedings of the 24th annual international symposium on Computer architecture
Exploiting instruction level parallelism in geometry processing for three dimensional graphics applications

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Simple vector microprocessors for multimedia applications

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Performance of image and video processing with general-purpose processors and media ISA extensions

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Exploiting Parallelism in Geometry Processing with General Purpose Processors and Floating-Point SIMD Instructions

IEEE Transactions on Computers
Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs

Proceedings of the conference on Design, automation and test in Europe
Trident: a scalable architecture for scalar, vector, and matrix operations

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
UltraSparc I: A Four-Issue Processor Supporting Multimedia

IEEE Micro
VIS Speeds New Media Processing

IEEE Micro
MMX Technology Extension to the Intel Architecture

IEEE Micro
Subword Parallelism with MAX-2

IEEE Micro
UltraSPARC-IIi: Expanding the Boundaries of a System on a Chip

IEEE Micro
Measuring the Performance of Multimedia Instruction Sets

IEEE Transactions on Computers
MAJC-5200: A High Performance Microprocessor for Multimedia Computing

IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
UltraSPARC: Compiling for Maximum Floating Point Performance

COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Retargeting Sequential Image-Processing Programs for Data Parallel Execution

IEEE Transactions on Software Engineering
Optimizing Dynamic Binary Translation for SIMD Instructions

Proceedings of the International Symposium on Code Generation and Optimization
Optimizing image processing on multi-core CPUs with Intel parallel programming technologies

Multimedia Tools and Applications

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper describes the visual instruction set (VIS). This is a RISC-like extension to the SPARC V9 instruction set that provides core instructions that greatly enhance the graphics and image processing capabilities of SPARC processors. VIS's first implementation is in the new UltraSPARC microprocessor.