Geometric bipartitioning problem and its applications to VLSI

  • Authors:
  • P. S. Dasgupta;A. K. Sen;S. C. Nandy;B. B. Bhattacharya

  • Affiliations:
  • -;-;-;-

  • Venue:
  • VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract

We identify a new problem called geometric bipartitioning that is useful in VLSI layout design. Given a floorplan with rectilinear modules, the problem is to partition the floor by a staircase (monotone increasing) channel from one corner of the floor to its diagonally opposite corner, such that the numbers of modules in the two halves become equal. As the partition is heavily dependent on the geometry of the floorplan, this is quite different from the classical graph bisection problem. This problem can be captured using a weighted permutation graph with integer edge weights, which may be positive, negative or zero; the goal is to find a path between two designated nodes such that the absolute value of the sum of edge weights along the path is minimum. We then show that this problem is NP-complete, and present a heuristic algorithm based on branch-and-bound. Experimental results with benchmarks and randomly generated floorplans reveal that the algorithm produces optimal results quickly most of the time. Geometric bipartitioning problem may find many applications to hierarchical decomposition, floorplanning, and routing.