Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification

Authors:
Guido Stehr;Michael Pronath;Frank Schenkel;Helmut Graeb;Kurt Antreich
Affiliations:
Technical University of Munich, Germany;MunEDA GmbH, Germany;MunEDA GmbH, Germany;Technical University of Munich, Germany;Technical University of Munich, Germany
Venue:
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Year:
2003

Citing 3
Cited 10

On the efficiency of Gaussian adaptation

Journal of Optimization Theory and Applications
The sizing rules method for analog integrated circuit design

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Constrained GA Optimization

Proceedings of the 5th International Conference on Genetic Algorithms

A combined feasibility and performance macromodel for analog circuits

Proceedings of the 42nd annual Design Automation Conference
Deterministic approaches to analog performance space exploration (PSE)

Proceedings of the 42nd annual Design Automation Conference
Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Parameterized macromodeling for analog system-level design exploration

Proceedings of the 44th annual Design Automation Conference
Statistical performance modeling and optimization

Foundations and Trends in Electronic Design Automation
Analog circuit optimization system based on hybrid evolutionary algorithms

Integration, the VLSI Journal
A memetic approach to the automatic design of high-performance analog integrated circuits

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hierarchical sizing and biasing of analog firm intellectual properties

Integration, the VLSI Journal
Design centering/yield optimization of power aware band pass filter based on CMOS current controlled current conveyor (CCCII+)

Microelectronics Journal
Modeling and design of CMOS analog circuits through hierarchical abstraction

Integration, the VLSI Journal

Quantified Score

Hi-index	0.02

Visualization

Abstract

We present a novel technique to automatically calculate an initialsizing of analog circuits that conforms to good design practice.The method is purely (DC) simulation-based and does not needsymbolic design equations or user design knowledge. It identifiesthe space of feasible design parameters based on implicit specifications, which arise from the circuit topology. A sizing centeredwithin this space is obtained by iteratively solving a maximum volume ellipsoid problem on approximations to the feasible parameter space. The result is well-suited as initial sizing because it safely satisfies all implicit specifications. Experimental results demonstrate the efficiency and reliability of our method.