Cache Optimization For Embedded Processor Cores: An Analytical Approach

Authors:
Arijit Ghosh;Tony Givargis
Affiliations:
University of California, Irvine;University of California, Irvine
Venue:
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Year:
2003

Citing 10
Cited 8

Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
A framework for estimation and minimizing energy dissipation of embedded HW/SW systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
Iterative cache simulation of embedded CPUs with trace stripping

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Memory exploration for low power, embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A low power unified cache architecture providing power and performance flexibility (poster session)

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Towards effective embedded processors in codesigns: customizable partitioned caches

Proceedings of the ninth international symposium on Hardware/software codesign
A New Direction for Computer Architecture Research

Computer
V830R/AV: Embedded Multimedia Superscalar RISC Processor

IEEE Micro
Efficient Power Estimation Techniques for HW/SW Systems

VOLTA '99 Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design

Automatic Tuning of Two-Level Caches to Embedded Applications

Proceedings of the conference on Design, automation and test in Europe - Volume 1
A one-shot configurable-cache tuner for improved energy and performance

Proceedings of the conference on Design, automation and test in Europe
A self-tuning configurable cache

Proceedings of the 44th annual Design Automation Conference
Automatic cache tuning for energy-efficiency using local regression modeling

Proceedings of the 44th annual Design Automation Conference
Superscalar architecture design for high performance DSP operations

Microprocessors & Microsystems
Fast configurable-cache tuning with a unified second-level cache

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Combining code reordering and cache configuration

ACM Transactions on Embedded Computing Systems (TECS)
Improving simulation speed and accuracy for many-core embedded platforms with ensemble models

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded microprocessor cores are increasingly beingused in embedded and mobile devices. The softwarerunning on these embedded microprocessor cores is often apriori known, thus, there is an opportunity for customizingthe cache subsystem for improved performance. In thiswork, we propose an efficient algorithm to directly computecache parameters satisfying desired performance criteria.Our approach avoids simulation and exhaustiveexploration, and, instead, relies on an exact algorithmicapproach. We demonstrate the feasibility of our algorithmby applying it to a large number of embedded systembenchmarks.