Functional verification methodology for the PowerPC 604 microprocessor
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Functional verification methodology for microprocessors using the Genesys test-program generator
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Writing testbenches: functional verification of HDL models
Writing testbenches: functional verification of HDL models
System-on-a-chip verification: methodology and techniques
System-on-a-chip verification: methodology and techniques
Functional Verification for SystemC Descriptions Using Constraint Solving
Proceedings of the conference on Design, automation and test in Europe
CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Functional verification of an MPEG-4 decoder design using a random constrained movie generator
Proceedings of the 20th annual conference on Integrated circuits and systems design
A systematic approach to configurable functional verification of HW IP blocks at transaction level
Computers and Electrical Engineering
A HW/SW co-verification framework for SystemC
ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
| Hi-index | 0.00 |
The advent of new 90nm/130nm VLSI technology and SoC design methodologies, has brought an explosive growth in the complexity of modern electronic circuits. As a result, functional verification has become the major bottleneck in any design flow. New methods are required that allow for easier, quicker and more reusable verification. In this paper we propose an automatic verification methodology approach that enables fast, transaction-level, coverage-driven, self-checking and random-constraint functional verification. Our approach uses the SystemC Verification Library (SCV), to synthesize a tool capable of automatically generating testbench templates. A case study from a real MP3 design is used to show the effectiveness of our approach.