HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications

Authors:
Hans-Joachim Stolberg;Mladen Berekovic;Lars Friebe;Soren Moch;Sebastian Flugel;Xun Mao;Mark B. Kulaczewski;Heiko Klusmann;Peter Pirsch
Affiliations:
Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover;Universität Hannover
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Year:
2003

Citing 5
Cited 6

The MPEG-4 Multimedia Coding Standard: Algorithms, Architectures and Applications

Journal of VLSI Signal Processing Systems - Special issue on implementation of MPEG-4 multimedia codecs
Instruction Set Extensions for MPEG-4 Video

Journal of VLSI Signal Processing Systems - Special issue on implementation of MPEG-4 multimedia codecs
March tests for word-oriented memories

Proceedings of the conference on Design, automation and test in Europe
March Tests for Realistic Faults in Two-Port Memories

MTDT '00 Proceedings of the 2000 IEEE International Workshop on Memory Technology, Design and Testing
18.2 Fault Models and Tests for Two-Port Memories

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium

A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Design space exploration of media processors: a generic vliw architecture and a parameterized scheduler

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Architecture for video coding on a processor with an ARM and DSP cores

Multimedia Tools and Applications
A heterogeneous embedded MPSoC for multimedia applications

HPCC'06 Proceedings of the Second international conference on High Performance Computing and Communications
A distributed architecture model for heterogeneous multiprocessor system-on-chip design

ICESS'04 Proceedings of the First international conference on Embedded Software and Systems
A scalable, multi-thread, multi-issue array processor architecture for DSP applications based on extended tomasulo scheme

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The HiBRID-SoC multi-core system-on-chip targets a wide range of application fields with particularly high processing demands, including general signal processing applications, video and audio de-/encoding, and a combination of these tasks. For this purpose, the HiBRID-SoC integrates three fully programmable processors cores and various interfaces onto a single chip, all tied to a 64-Bit AMBA AHB bus. The processor cores are individually optimized to the particular computational characteristics of different application fields, complementing each other to deliver high performance levels with high flexibility at reduced system cost. The HiBRID-SoC is fabricated in a 0.18 µm 6LM standard-cell technology, occupies about 82 mm2 , and operates at 145 MHz.