Object-oriented real-time language design: constructs for timing constraints
OOPSLA/ECOOP '90 Proceedings of the European conference on object-oriented programming on Object-oriented programming systems, languages, and applications
Real-time object-oriented modeling
Real-time object-oriented modeling
Theoretical Computer Science
Objects in real-time systems: issues for language implementors
ACM SIGPLAN OOPS Messenger - Special issue: object-oriented real-time systems
Checking timing constraints in distributed object-oriented programs
ACM SIGPLAN OOPS Messenger - Special issue: object-oriented real-time systems
Object-oriented development of real-time systems: verification of functionality and performance
ACM SIGPLAN OOPS Messenger - Special issue: object-oriented real-time systems
A metrics-driven approach for utilizing concurrency in object-oriented real-time systems
ACM SIGPLAN OOPS Messenger - Special issue: object-oriented real-time systems
A taxonomy for distributed object-oriented real-time systems
ACM SIGPLAN OOPS Messenger - Special issue: object-oriented real-time systems
BASEMENT: a distributed real-time architecture for vehicle applications
Real-Time Systems - Special issue on the engineering of complex real-time computer control systems
Object-oriented application frameworks
Communications of the ACM
Design of Dynamically Reconfigurable Real-Time Software Using Port-Based Objects
IEEE Transactions on Software Engineering
Doing hard time: developing real-time systems with UML, objects, frameworks, and patterns
Doing hard time: developing real-time systems with UML, objects, frameworks, and patterns
Specification-based prototyping for embedded systems
ESEC/FSE-7 Proceedings of the 7th European software engineering conference held jointly with the 7th ACM SIGSOFT international symposium on Foundations of software engineering
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
Journal of the ACM (JACM)
A methodology and algorithms for the design of hard real-time multitasking ASICs
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Model checking
Embedded software verification in hardware-software codesign
Journal of Systems Architecture: the EUROMICRO Journal
Automatic abstraction for model checking software systems with interrelated numeric constraints
Proceedings of the 8th European software engineering conference held jointly with 9th ACM SIGSOFT international symposium on Foundations of software engineering
Efficient and User-Friendly Verification
IEEE Transactions on Computers
Component Software: Beyond Object-Oriented Programming
Component Software: Beyond Object-Oriented Programming
The Real-Time Specification for Java
The Real-Time Specification for Java
Practical statecharts in C/C++: Quantum programming for embedded systems
Practical statecharts in C/C++: Quantum programming for embedded systems
From UML sequence diagrams and statecharts to analysable petri net models
WOSP '02 Proceedings of the 3rd international workshop on Software and performance
Decomposing refinement proofs using assume-guarantee reasoning
Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Assume-Guarantee Supervisor for Concurrent Systems
IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Model Checking - Timed UML State Machines and Collaborations
FTRTFT '02 Proceedings of the 7th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems: Co-sponsored by IFIP WG 2.2
Specification and verification of concurrent systems in CESAR
Proceedings of the 5th Colloquium on International Symposium on Programming
SCR*: A Toolset for Specifying and Analyzing Software Requirements
CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic
Logic of Programs, Workshop
CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications
Extended quasi-static scheduling for formal synthesis and code generation of embedded software
Proceedings of the tenth international symposium on Hardware/software codesign
Time weaver: a software-through-models framework for embedded real-time systems
Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
Safecharts for Specifying and Designing Safety Critical Systems
SRDS '99 Proceedings of the 18th IEEE Symposium on Reliable Distributed Systems
RTFrame: An Object-Oriented Application Framework for Real-Time Applications
TOOLS '98 Proceedings of the Technology of Object-Oriented Languages and Systems
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Modeling real-time distributed software systems
WPDRTS '96 Proceedings of the 4th International Workshop on Parallel and Distributed Real-Time Systems
Synthesis of real-time embedded software with local and global deadlines
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Transforming Structural Model to Runtime Model of Embedded Software with Real-Time Constraints
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Toward an integratred verification environment for embedded systems
MS'06 Proceedings of the 17th IASTED international conference on Modelling and simulation
Compositional verification of timing constraints for embedded real-time systems
ACOS'07 Proceedings of the 6th Conference on WSEAS International Conference on Applied Computer Science - Volume 6
Model-driven development of multi-core embedded software
IWMSE '09 Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering
VERTAF/Multi-Core: A SysML-Based Application Framework for Multi-Core Embedded Software Development
ICA3PP '09 Proceedings of the 9th International Conference on Algorithms and Architectures for Parallel Processing
SysML-based requirement modeling environment for multicore embedded system
Proceedings of the 2010 ACM Symposium on Applied Computing
Application of automated revision for UML models: a case study
ICDCN'12 Proceedings of the 13th international conference on Distributed Computing and Networking
Automatic generation of provably correct embedded systems
ICFEM'12 Proceedings of the 14th international conference on Formal Engineering Methods: formal methods and software engineering
An interleaving semantics for UML 2 interactions using Petri nets
Information Sciences: an International Journal
Object Petri nets marking using UML
International Journal of Computer Applications in Technology
MR4UM: A framework for adding fault tolerance to UML state diagrams
Theoretical Computer Science
Hi-index | 0.00 |
The growing complexity of embedded real-time software requirements calls for the design of reusable software components, the synthesis and generation of software code, and the automatic guarantee of nonfunctional properties such as performance, time constraints, reliability, and security. Available application frameworks targeted at the automatic design of embedded real-time software are poor in integrating functional and nonfunctional requirements. To bridge this gap, we reveal the design flow and the internal architecture of a newly proposed framework called Verifiable Embedded Real-Time Application Framework (VERTAF), which integrates software component-based reuse, formal synthesis, and formal verification. A formal UML-based embedded real-time object model is proposed for component reuse. Formal synthesis employs quasi-static and quasi-dynamic scheduling with automatic generation of multilayer portable efficient code. Formal verification integrates a model checker kernel from SGM, by adapting it for embedded software. The proposed architecture for VERTAF is component-based and allows plug-and-play for the scheduler and the verifier. Using VERTAF to develop application examples significantly reduced design effort and illustrated how high-level reuse of software components combined with automatic synthesis and verification can increase design productivity.