Computer Vision, Graphics, and Image Processing
Computer arithmetic algorithms
Computer arithmetic algorithms
Parameterized convolution filtering in an FPGA
Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs
The image processing handbook (2nd ed.)
The image processing handbook (2nd ed.)
Digital image processing
Lava: hardware design in Haskell
ICFP '98 Proceedings of the third ACM SIGPLAN international conference on Functional programming
Computer Arithmetic: Principles, Architecture and Design
Computer Arithmetic: Principles, Architecture and Design
Programming in PROLOG
Towards a general framework for FPGA based image processing using hardware skeletons
Parallel Computing - Parallel computing in image and video processing
A CAD Suite for High-Performance FPGA Design
FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
High Level Programming for FPGA Based Image and Video Processing Using Hardware Skeletons
FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
High level programming for real time FPGA based video processing
ICASSP '00 Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference - Volume 06
Efficient FPGA hardware development: A multi-language approach
Journal of Systems Architecture: the EUROMICRO Journal
Algorithmic skeletons for the programming of reconfigurable systems
SEUS'07 Proceedings of the 5th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
Compiling CHR to parallel hardware
Proceedings of the 14th symposium on Principles and practice of declarative programming
Journal of Real-Time Image Processing
| Hi-index | 0.00 |
This paper presents a high-level hardware description environment developed at Queen's University, Belfast, U.K., which aims to bridge the gap between application design and hardware description. The environment, called application-to-hardware (A2H), allows for efficient compilation of high-level application descriptions to field programmable gate array (FPGA) hardware in the form of EDIF netlist in seconds. A key concept in bridging the gap while retaining the hardware efficiency, is that of hardware skeletons. A hardware skeleton is a parameterized description of a task-specific architecture, to which the user can supply not only value parameters but also functions or even other skeletons. A skeleton contains built-in rules, which capture optimizations specific to the target hardware at the implementation phase. The rule-based logic programming language Prolog has been chosen as the base notation for the A2H environment. This paper includes descriptions of hardware skeletons abstractions in the particular context of image processing applications. The current implementation of our system targets Xilinx XC4000 and Virtex series FPGAs.