RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power

Authors:
Xun Liu;Yuantao Peng;Marios C. Papaefthymiou
Affiliations:
North Carolina State University, Raleigh, NC;North Carolina State University, Raleigh, NC;University of Michigan, Ann Arbor, MI
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 13
Cited 1

Buffered Steiner tree construction with wire sizing for interconnect layout optimization

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Performance optimization of VLSI interconnect layout

Integration, the VLSI Journal
A new approach to simultaneous buffer insertion and wire sizing

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Closed form solution to simultaneous buffer insertion/sizing and wire sizing

Proceedings of the 1997 international symposium on Physical design
Global wires: harmful?

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Buffer insertion with accurate gate and interconnect delay computation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Buffer block planning for interconnect-driven floorplanning

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Power estimation in global interconnects and its reduction using a novel repeater optimization methodology

Proceedings of the 39th annual Design Automation Conference
An O(nlogn) time algorithm for optimal buffer insertion

Proceedings of the 40th annual Design Automation Conference
Practical repeater insertion for low power: what repeater library do we need?

Proceedings of the 41st annual Design Automation Conference
Simultaneous Analytic Area and Power Optimization for Repeater Insertion

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Simultaneous routing and buffer insertion with restrictions on buffer locations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A practical methodology for early buffer and wire resource allocation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method

Proceedings of the 42nd annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a novel repeater insertion algorithm for interconnect power minimization. The novelty of our approach is in the judicious integration of an analytical solver and a dynamic programming based method. Specifically, the analytical solver chooses a concise repeater library and a small set of repeater location candidates such that the dynamic programming algorithm can be performed fast with little degradation of the solution quality. In comparison with previously reported repeater insertion schemes, within comparable runtimes, our approach achieves up to 37% higher power savings. Moreover, for the same design quality, our scheme attains a speedup of two orders of magnitude.