Capacitance and Yield Evaluations Using a 90-nm Process Technology Based on the Dense Power-Ground Interconnect Architecture

Authors:
Atsushi Kurokawa;Masaharu Yamamoto;Nobuto Ono;Tetsuro Kage;Yasuaki Inoue;Hiroo Masuda
Affiliations:
Semiconductor Technology Academic Research Center (STARC)/ Waseda University;Semiconductor Technology Academic Research Center (STARC);Jedat Innovation Inc.;Tokyo National College of Technology;Waseda University;Semiconductor Technology Academic Research Center (STARC)
Venue:
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Year:
2005

Citing 11
Cited 0

Power supply noise analysis methodology for deep-submicron VLSI chip design

DAC '97 Proceedings of the 34th annual Design Automation Conference
A novel VLSI layout fabric for deep sub-micron applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Decoupling capacitance allocation for power supply noise suppression

Proceedings of the 2001 international symposium on Physical design
An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts

Proceedings of the 2002 international symposium on Physical design
Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
IC power distribution challenges

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Challenges in power-ground integrity

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
DEPOGIT: dense power-ground interconnect architecture for physical design integrity

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
EMI-noise analysis under ASIC design environment

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

In the VLSI design of sub-100-nm technologies, most engineers in the process, chip-design, and EDA areas are acutely aware of a tough "Red Brick Wall" emerging because of process variability and physical integrity issues. Process variability is not only a fabrication problem, but also a serious design issue. Similarly, physical integrity problems are not only design and EDA issues, but also process-related architecture problems. In this paper, we investigate the practicality of a dense power-ground interconnect architecture developed to ensure physical design integrity. The interconnect architecture basically consists of adjoining power and ground lines. We describe the design methodologies and a simple method for calculating the decoupling capacitance (decap) values, and report both calculated and measured decap values for the architecture. We also report measurement results regarding the signal line capacitance and the interconnect defect-type yield of a 90-nm process technology.