Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs

Authors:
Minsik Cho;Hongjoong Shin;David Z. Pan
Affiliations:
The University of Texas at Austin, Austin, TX;The University of Texas at Austin, Austin, TX;The University of Texas at Austin, Austin, TX
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 10
Cited 1

A new efficient method for substrate-aware device-level placement (short paper)

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
An effective congestion driven placement framework

Proceedings of the 2002 international symposium on Physical design
Floorplanning with alignment and performance constraints

Proceedings of the 39th annual Design Automation Conference
A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Substrate noise modeling in early floorplanning of MS-SOCs

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Fixed-outline floorplanning: enabling hierarchical design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling techniques and verification methodologies for substrate coupling effects in mixed-signal system-on-chip designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Fidelity metrics for estimation models

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we introduce a novel substrate noise estimation technique during early floorplanning, based on the concept of Block Preference Directed Graph (BPDG) and the classic Sequence Pair (SP) floorplan representation. Given a set of analog and digital blocks, the BPDG is constructed based on their inherent noise characteristics to capture their preferred relative orders for substrate noise minimization. For each sequence pair generated during floorplanning evaluation, we can measure its violation against BPDG very efficiently. We observe that by simply counting the number of violations obtained in this manner, it correlates remarkably well with accurate but computation-intensive substrate noise modeling. Thus, our BPDG-based model has high fidelity to guide the substrate noise-aware floorplanning and layout optimization, which become a growing concern for mixed-signal/RF system on chips (SOC). Our experimental results show that the proposed approach is over 60x faster than conventional floorplanning with even very compact substrate noise models. We also obtain less area and total substrate noise than the conventional approach.