System-level communication modeling for network-on-chip synthesis

Authors:
Andreas Gerstlauer;Dongwan Shin;Rainer Dömer;Daniel D. Gajski
Affiliations:
University of California, Irvine;University of California, Irvine;University of California, Irvine;University of California, Irvine
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 8
Cited 9

CoWare—a design environment for heterogenous hardware/software systems

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design

Proceedings of the conference on Design, automation and test in Europe
System Design with SystemC

System Design with SystemC
System Design: A Practical Guide with Specc

System Design: A Practical Guide with Specc
Multiprocessor SoC Platforms: A Component-Based Design Approach

IEEE Design & Test
Automatic communication refinement for system level design

Proceedings of the 40th annual Design Automation Conference
RTOS Modeling for System Level Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
IPSIM: SystemC 3.0 Enhancements for Communication Refinement

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2

Automatic network generation for system-on-chip communication design

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Quantitative analysis of transaction level models for the AMBA bus

Proceedings of the conference on Design, automation and test in Europe: Proceedings
TRAIN: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC

Proceedings of the conference on Design, automation and test in Europe: Proceedings
GreenBus: a generic interconnect fabric for transaction level modelling

Proceedings of the 43rd annual Design Automation Conference
Accurate yet fast modeling of real-time communication

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Fast and accurate transaction level models using result oriented modeling

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling

ACM Transactions on Embedded Computing Systems (TECS)
System/network design-space exploration based on TLM for networked embedded systems

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

As we are entering the network-on-chip era and system communication is becoming a dominating factor, communication abstraction and synthesis are becoming the integral part of system design flows. The key to the success of any design flow are well-defined abstraction levels and models, which enable automation of early validation, synthesis and verification. In this paper, we define system communication abstraction layers and corresponding design models that support successive, stepwise refinement from abstract message-passing down to a cycle-accurate, bus-functional implementation. Experimental results show the benefits of our definitions and design flow.