Automatic network generation for system-on-chip communication design

Authors:
Dongwan Shin;Andreas Gerstlauer;Rainer Dömer;Daniel D. Gajski
Affiliations:
University of California, Irvine, CA;University of California, Irvine, CA;University of California, Irvine, CA;University of California, Irvine, CA
Venue:
CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2005

Citing 13
Cited 2

Communication synthesis for distributed embedded systems

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Communication synthesis for distributed embedded systems

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Generation of interconnect topologies for communication synthesis

Proceedings of the conference on Design, automation and test in Europe
Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Proceedings of the 38th annual Design Automation Conference
Component-based design approach for multicore SoCs

Proceedings of the 39th annual Design Automation Conference
System Design with SystemC

System Design with SystemC
Efficient exploration of the SoC communication architecture design space

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Networks on Chips: A New SoC Paradigm

Computer
Automatic communication refinement for system level design

Proceedings of the 40th annual Design Automation Conference
Automatic Model Refinement for Fast Architecture Exploration

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
RTOS Modeling for System Level Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
IPSIM: SystemC 3.0 Enhancements for Communication Refinement

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
System-level communication modeling for network-on-chip synthesis

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

ODOR: a microresonator-based high-performance low-cost router for optical networks-on-Chip

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

With growing system complexities, system-level communication design is becoming increasingly important and advanced, network-oriented communication architectures become necessary. In this paper, we extend previous work on automatic communication refinement to support non-traditional, network-oriented architectures beyond a single bus. From an abstract description of the desired communication channels, the refinement tools automatically generate executable models and implementations of the system communication at various levels of abstraction. Experimental results show that significant productivity gains can be achieved, demonstrating the effectiveness of the approach for rapid, early communication design space exploration.