Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors

Authors:
Tomer Y. Morad;Uri C. Weiser;Avinoam Kolodny;Mateo Valero;Eduard Ayguade
Affiliations:
-;-;-;-;-
Venue:
IEEE Computer Architecture Letters
Year:
2006

Citing 0
Cited 32

Core architecture optimization for heterogeneous chip multiprocessors

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication

IEEE Micro
Hiding the misprediction penalty of a resource-efficient high-performance processor

ACM Transactions on Architecture and Code Optimization (TACO)
Utilizing shared data in chip multiprocessors with the Nahalal architecture

Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
On the performance benefits of sharing and privatizing second and third-level cache memories in homogeneous multi-core architectures

Microprocessors & Microsystems
Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
Accelerating critical section execution with asymmetric multi-core architectures

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Age based scheduling for asymmetric multiprocessors

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
AASH: an asymmetry-aware scheduler for hypervisors

Proceedings of the 6th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments
EXACT: explicit dynamic-branch prediction with active updates

Proceedings of the 7th ACM international conference on Computing frontiers
Proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cache misses

Proceedings of the 7th ACM international conference on Computing frontiers
Area-efficient floorplans and interconnects for homogeneous multi-core architectures

International Journal of High Performance Systems Architecture
Modeling critical sections in Amdahl's law and its implications for multicore design

Proceedings of the 37th annual international symposium on Computer architecture
Data marshaling for multi-core architectures

Proceedings of the 37th annual international symposium on Computer architecture
Scalably scheduling power-heterogeneous processors

ICALP'10 Proceedings of the 37th international colloquium conference on Automata, languages and programming
Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template

Proceedings of the 38th annual international symposium on Computer architecture
A case for heterogeneous on-chip interconnects for CMPs

Proceedings of the 38th annual international symposium on Computer architecture
Scheduling heterogeneous processors isn't as easy as you think

Proceedings of the twenty-third annual ACM-SIAM symposium on Discrete Algorithms
Bottleneck identification and scheduling in multithreaded applications

ASPLOS XVII Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems
Instruction-based energy estimation methodology for asymmetric manycore processor simulations

Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques
The yin and yang of power and performance for asymmetric hardware and managed software

Proceedings of the 39th Annual International Symposium on Computer Architecture
Multicore acceleration of Discrete Event System Specification systems

Simulation
When less is more (LIMO):controlled parallelism forimproved efficiency

Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Efficient resource management for virtual desktop cloud computing

The Journal of Supercomputing
Importance of single-core performance in the multicore era

ACSC '12 Proceedings of the Thirty-fifth Australasian Computer Science Conference - Volume 122
Utility-based acceleration of multithreaded applications on asymmetric CMPs

Proceedings of the 40th Annual International Symposium on Computer Architecture
Criticality stacks: identifying critical threads in parallel programs using synchronization behavior

Proceedings of the 40th Annual International Symposium on Computer Architecture
Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores

ACM Transactions on Architecture and Code Optimization (TACO)
The effect of communication and synchronization on Amdahl's law in multicore systems

Parallel Computing
Extending Amdahl's law and Gustafson's law by evaluating interconnections on multi-core processors

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper evaluates asymmetric cluster chip multiprocessor (ACCMP) architectures as a mechanism to achieve the highest performance for a given power budget. ACCMPs execute serial phases of multithreaded programs on large high-performance cores whereas parallel phases are executed on a mix of large and many small simple cores. Theoretical analysis reveals a performance upper bound for symmetric multiprocessors, which is surpassed by asymmetric configurations at certain power ranges. Our emulations show that asymmetric multiprocessors can reduce power consumption by more than two thirds with similar performance compared to symmetric multiprocessors.