A logarithmic full-chip thermal analysis algorithm based on multi-layer Green's function

Authors:
Baohua Wang;Pinaki Mazumder
Affiliations:
University of Michigan, Ann Arbor;University of Michigan, Ann Arbor
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 10
Cited 0

Efficient thee-dimensional extraction based on static and full-wave layered Green's functions

DAC '98 Proceedings of the 35th annual Design Automation Conference
An efficient method for hot-spot identification in ULSI circuits

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Thermal-ADI: a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Compact thermal modeling for temperature-aware design

Proceedings of the 41st annual Design Automation Conference
Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
PRIMA: passive reduced-order interconnect macromodeling algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On the numerical stability of Green's function for substrate coupling in integrated circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient linear circuit analysis by Pade approximation via the Lanczos process

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper derives the multi-layer heat conduction Green's function, by integrating the eigen-expansion technique and the classic transmission line theories, and presents a logarithmic full-chip thermal analysis algorithm, which is verified by comparisons with a computational fluid dynamics tool (FLUENT). The paper considers Dirichlet's and general heat convection boundary conditions at chip surfaces. Experimental results show that the algorithm offers superior computing speed, compared to FLUENT and traditional Green's function based methods. The paper also studies the limitations of the traditional single-layer thermal model.