On whitespace and stability in physical synthesis

Authors:
Saurabh N. Adya;Igor L. Markov;Paul G. Villarrubia
Affiliations:
Synplicity Inc., Sunnyvale, CA;The University of Michigan, Department of EECS, Ann Arbor, MI;IBM Corp., Austin, TX
Venue:
Integration, the VLSI Journal
Year:
2006

Citing 17
Cited 4

Partitioning around roadblocks: tackling constraints with intermediate relaxations

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Congestion driven quadratic placement

DAC '98 Proceedings of the 35th annual Design Automation Conference
Why interconnect prediction doesn't work

SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
Estimating routing congestion using probabilistic analysis

Proceedings of the 2001 international symposium on Physical design
An effective congestion driven placement framework

Proceedings of the 2002 international symposium on Physical design
Consistent placement of macro-blocks using floorplanning and standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Routability driven white space allocation for fixed-die standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Dragon2000: standard-cell placement tool for large industry circuits

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Perimeter-degree: a priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement

Proceedings of the 2003 international workshop on System-level interconnect prediction
The scaling challenge: can correct-by-construction design help?

Proceedings of the 2003 international symposium on Physical design
Free space management for cut-based placement

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Fixed-Outline Floorplanning through Better Local Search

ICCD '01 Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors
Net weighting to reduce repeater counts during placement

Proceedings of the 42nd annual Design Automation Conference
Multi-level placement for large-scale mixed-size IC designs

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Optimality and scalability study of existing placement algorithms

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Benchmarking for large-scale placement and beyond

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

High-performance routing at the nanometer scale

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
A SimPLR method for routability-driven placement

Proceedings of the International Conference on Computer-Aided Design
Progress and challenges in VLSI placement research

Proceedings of the International Conference on Computer-Aided Design
Multiobjective optimization of deadspace, a critical resource for 3D-IC integration

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents FROSTY, a computer program for automatically extracting the high-level structural representation of a large-scale digital CMOS circuit from its transistor-level netlist and a library of subcircuit descriptions. To handle the complexity ...