Avoiding conversion and rearrangement overhead in SIMD architectures

Authors:
Asadollah Shahbahrami;Ben Juurlink;Demid Borodin;Stamatis Vassiliadis
Affiliations:
Computer Engineering Laboratory, Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft Univ. of Technol., The Netherlands and Dept. of Elec. and Comp. Eng., Fac. of Eng., Gui ...;Computer Engineering Laboratory, Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, The Netherlands;Computer Engineering Laboratory, Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, The Netherlands;Computer Engineering Laboratory, Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, The Netherlands
Venue:
International Journal of Parallel Programming
Year:
2006

Citing 20
Cited 1

Intel MMX for multimedia PCs

Communications of the ACM
Exploiting a new level of DLP in multimedia applications

Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
Instruction Set Extensions for MPEG-4 Video

Journal of VLSI Signal Processing Systems - Special issue on implementation of MPEG-4 multimedia codecs
Reconfigurable media processing

Parallel Computing - Parallel computing in image and video processing
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
VIS Speeds New Media Processing

IEEE Micro
Subword Parallelism with MAX-2

IEEE Micro
AltiVec Extension to PowerPC Accelerates Media Processing

IEEE Micro
Implementing Streaming SIMD Extensions on the Pentium III Processor

IEEE Micro
Measuring the Performance of Multimedia Instruction Sets

IEEE Transactions on Computers
Design and characterization of the Berkeley multimedia workload

Multimedia Systems
Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures

ASAP '00 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
A Register File with Transposed Access Mode

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Efficient orchestration of sub-word parallelism in media processors

Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures
Power Efficient Processor Architecture and The Cell Processor

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Matrix register file and extended subwords: two techniques for embedded media processors

Proceedings of the 2nd conference on Computing frontiers
The CSI multimedia architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Avoiding data conversions in embedded media processors

Proceedings of the 2005 ACM symposium on Applied computing
Performance Comparison of SIMD Implementations of the Discrete Wavelet Transform

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
The TM3270 Media-Processor

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture

Versatility of extended subwords and the matrix register file

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Single-Instruction Multiple-Data (SIMD) instructions provide an inexpensive way to exploit the Data-Level Parallelism in multimedia applications. However, the performance improvement obtained by employing SIMD instructions is often limited because frequently many overhead instructions are required to bring data in a form amenable to SIMD processing. In this paper, we employ two techniques to overcome this limitation. The first technique, extended sub-words, uses four extra bits for every byte in a media register. This allows many SIMD operations to be performed without overflow and avoids packing/unpacking conversion overhead. The second technique, Matrix Register File (MRF), allows flexible row-wise as well as column-wise access to the register file. It is useful for many two-dimensional multimedia algorithms such as the (I) Discrete Cosine Transform, 2 × 2 Haar Transform, and pixel padding. In addition, we propose a few new media instructions. Experimental results obtained by extending the SimpleScalar toolset show that these techniques improve performance by up to a factor of 4.5 compared to a conventional SIMD instruction set extension.