Unbounded page-based transactional memory

Authors:
Weihaw Chuang;Satish Narayanasamy;Ganesh Venkatesh;Jack Sampson;Michael Van Biesbrouck;Gilles Pokam;Brad Calder;Osvaldo Colavin
Affiliations:
University of California - San Diego;University of California - San Diego;University of California - San Diego;University of California - San Diego;University of California - San Diego;University of California - San Diego;University of California - San Diego;ST Microelectronics
Venue:
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Year:
2006

Citing 15
Cited 30

801 storage: architecture and programming

ACM Transactions on Computer Systems (TOCS)
Adjustable block size coherent caches

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Data speculation support for a chip multiprocessor

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
Simics: A Full System Simulation Platform

Computer
False Sharing and Spatial Locality in Multiprocessor Caches

IEEE Transactions on Computers
Notes on Data Base Operating Systems

Operating Systems, An Advanced Course
Transactional Memory Coherence and Consistency

Proceedings of the 31st annual international symposium on Computer architecture
Programming with transactional coherence and consistency (TCC)

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Transactional Coherence and Consistency: Simplifying Parallel Hardware and Software

IEEE Micro
Unbounded Transactional Memory

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Virtualizing Transactional Memory

Proceedings of the 32nd annual international symposium on Computer Architecture
Characterization of TCC on Chip-Multiprocessors

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
Optimizing memory transactions

Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation

Making the fast case common and the uncommon case simple in unbounded transactional memory

Proceedings of the 34th annual international symposium on Computer architecture
An effective hybrid transactional memory system with strong isolation guarantees

Proceedings of the 34th annual international symposium on Computer architecture
Performance pathologies in hardware transactional memory

Proceedings of the 34th annual international symposium on Computer architecture
MetaTM/TxLinux: transactional memory for an operating system

Proceedings of the 34th annual international symposium on Computer architecture
An integrated hardware-software approach to flexible transactional memory

Proceedings of the 34th annual international symposium on Computer architecture
TxLinux: using and managing hardware transactional memory in an operating system

Proceedings of twenty-first ACM SIGOPS symposium on Operating systems principles
Transactions with isolation and cooperation

Proceedings of the 22nd annual ACM SIGPLAN conference on Object-oriented programming systems and applications
Adaptive transaction scheduling for transactional memory systems

Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
TxLinux and MetaTM: transactional memory and the operating system

Communications of the ACM - Enterprise information integration: and other tools for merging data
Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Atomic quake: using transactional memory in an interactive multiplayer game server

Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming
Transactional memory with strong atomicity using off-the-shelf memory protection hardware

Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming
Maximum benefit from a minimal HTM

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
WormBench: a configurable workload for evaluating transactional memory systems

Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture
Dependence-aware transactional memory for increased concurrency

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
An analytic framework for performance modeling of software transactional memory

Computer Networks: The International Journal of Computer and Telecommunications Networking
Modeling software transactional memory with AnyLogic

Proceedings of the 2nd International Conference on Simulation Tools and Techniques
Fast memory snapshot for concurrent programmingwithout synchronization

Proceedings of the 23rd international conference on Supercomputing
An Analytic Model for Optimistic STM with Lazy Locking

ASMTA '09 Proceedings of the 16th International Conference on Analytical and Stochastic Modeling Techniques and Applications
Exploring data reusing of failed transaction

APPT'07 Proceedings of the 7th international conference on Advanced parallel processing technologies
Hardware transactional memory with operating system support, HTMOS

Euro-Par'07 Proceedings of the 2007 conference on Parallel processing
Adaptive locks: Combining transactions and locks for efficient concurrency

Journal of Parallel and Distributed Computing
Implementation tradeoffs in the design of flexible transactional memory support

Journal of Parallel and Distributed Computing
RMS-TM: a comprehensive benchmark suite for transactional memory systems

Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering
A case for an SC-preserving compiler

Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation
Transactional conflict decoupling and value prediction

Proceedings of the international conference on Supercomputing
An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory

ACM Transactions on Architecture and Code Optimization (TACO) - Special Issue on High-Performance Embedded Architectures and Compilers
Wait-n-GoTM: improving HTM performance by serializing cyclic dependencies

Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems
SI-TM: reducing transactional memory abort rates through snapshot isolation

Proceedings of the 19th international conference on Architectural support for programming languages and operating systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

Exploiting thread level parallelism is paramount in the multicore era. Transactions enable programmers to expose such parallelism by greatly simplifying the multi-threaded programming model. Virtualized transactions (unbounded in space and time) are desirable, as they can increase the scope of transactions' use, and thereby further simplify a programmer's job. However, hardware support is essential to support efficient execution of unbounded transactions. In this paper, we introduce Page-based Transactional Memory to support unbounded transactions. We combine transaction bookkeeping with the virtual memory system to support fast transaction conflict detection, commit, abort, and to maintain transactions' speculative data.