Design-Trotter: System-level dynamic estimation task a first step towards platform architecture selection

Authors:
Yannick Le Moullec;Jean-Philippe Diguet;Thierry Gourdeaux;Jean-Luc Philippe
Affiliations:
KOM Department, Aalborg University, DK-9220 Aalborg, Denmark (Corresponding author. E-mail: ylm@kom.aau.dk);LESTER Laboratory, University of South Brittany, F-56321 Lorient Cedex, France;LESTER Laboratory, University of South Brittany, F-56321 Lorient Cedex, France;LESTER Laboratory, University of South Brittany, F-56321 Lorient Cedex, France
Venue:
Journal of Embedded Computing - Cache exploitation in embedded systems
Year:
2005

Citing 13
Cited 3

Background memory area estimation for multidimensional signal processing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Memory size estimation for multimedia applications

Proceedings of the 6th international workshop on Hardware/software codesign
Formalized methodology for data reuse exploration for low-power hierarchical memory mappings

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A flexible code generation framework for the design of application specific programmable processors

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Aspects of system-level design

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Efficient optimal design space characterization methodologies

ACM Transactions on Design Automation of Electronic Systems (TODAES)
System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002)

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Large exploration for HW/SW partitioning of multirate and aperiodic real-time systems

Proceedings of the tenth international symposium on Hardware/software codesign
A VLSI System Perspective for Microprocessors Beyond 90nm

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Synthesis and verification
Benefits and challenges for platform-based design

Proceedings of the 41st annual Design Automation Conference
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Algorithmic-level Specification and Characterization of Embedded Multimedia Applications with Design Trotter

Journal of VLSI Signal Processing Systems

Communication-oriented design space exploration for reconfigurable architectures

EURASIP Journal on Embedded Systems
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In a direct-mapped instruction cache, all instructions that have the same memory address modulo the cache size share a common and unique cache slot. Instruction cache conflicts can be partially handled at linked time by procedure placement. Pettis and ...