An area optimized reconfigurable encryptor for AES-Rijndael

Authors:
Monjur Alam;Sonai Ray;Debdeep Mukhopadhayay;Santosh Ghosh;Dipanwita RoyChowdhury;Indranil Sengupta
Affiliations:
Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Madras;Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Kharagpur
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 8
Cited 3

An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Design of Rijndael

The Design of Rijndael
Introduction to High-Level Synthesis

IEEE Design & Test
An ASIC Implementation of the AES SBoxes

CT-RSA '02 Proceedings of the The Cryptographer's Track at the RSA Conference on Topics in Cryptology
Efficient Software Implementation of AES on 32-Bit Platforms

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
An Efficient End to End Design of Rijndael Cryptosystem in 0.18 µ CMOS

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors

IEEE Transactions on Computers
Efficient AES implementations on ASICs and FPGAs

AES'04 Proceedings of the 4th international conference on Advanced Encryption Standard

An 8-bit systolic AES architecture for moderate data rate applications

Microprocessors & Microsystems
An efficient multimode multiplier supporting AES and fundamental operations of public-key cryptosystems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Programmable cellular automata (PCA) based advanced encryption standard (AES) hardware architecture

ACRI'10 Proceedings of the 9th international conference on Cellular automata for research and industry

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a reconfigurable architecture of the Advanced Encryption Standard (AES-Rijndael) cryptosystem. The suggested reconfigurable architecture is capable of handling all possible combinations of standard bit lengths (128, 192, 256) of data and key. The fully rolled inner-pipelined architecture ensures lesser hardware complexity. The work develops a FSMD model based controller which is ideal for such iterative implementation of AES. S-boxes here have been implemented using combinational logic over composite field arithmetic which completely eliminates the need of any internal memory. The design has been implemented on Xilinx Vertex XCV1000 and 0.18μ CMOS technology. The performance of the architecture has been compared with existing results in the literature and has been found to be the most compact implementations of the AES algorithm.