CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)
Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)
Design principles for tamper-resistant smartcard processors
WOST'99 Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology
Changing the odds against masked logic
SAC'06 Proceedings of the 13th international conference on Selected areas in cryptography
Security evaluation of DPA countermeasures using dual-rail pre-charge logic style
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Side-channel leakage of masked CMOS gates
CT-RSA'05 Proceedings of the 2005 international conference on Topics in Cryptology
Masked dual-rail pre-charge logic: DPA-resistance without routing constraints
CHES'05 Proceedings of the 7th international conference on Cryptographic hardware and embedded systems
New fault attacks using Jacobi symbol and application to regular right-to-left algorithms
Information Processing Letters
Low-power sub-threshold design of secure physical unclonable functions
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Reduction of substrate noise in sub clock frequency range
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Power fingerprinting in SDR & CR integrity assessment
MILCOM'09 Proceedings of the 28th IEEE conference on Military communications
Power fingerprinting in SDR integrity assessment for security and regulatory compliance
Analog Integrated Circuits and Signal Processing
Attacks on implementations of cryptographic algorithms: side-channel and fault attacks
Proceedings of the 6th International Conference on Security of Information and Networks
| Hi-index | 0.00 |
One of the biggest challenges of designers of cryptographic devices is to protect the devices against implementation attacks. Power analysis attacks are among the strongest of these attacks. This article provides an overview of power analysis attacks and discusses countermeasures against them. In particular, this article summarizes recent results with countermeasures that can be implemented at the cell level. Many countermeasures of this kind have been proposed, but several limitations of these countermeasures have been identified.