Low power clock buffer planning methodology in F-D placement for large scale circuit design

Authors:
Yanfeng Wang;Qiang Zhou;Yici Cai;Jiang Hu;Xianlong Hong;Jinian Bian
Affiliations:
Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China;Texas A&M University, College Station, TX;Tsinghua University, Beijing, China;Tsinghua University, Beijing, China
Venue:
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Year:
2008

Citing 14
Cited 0

Buffer insertion and sizing under process variations for low power clock distribution

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Bounded-skew clock and Steiner routing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Buffer insertion for clock delay and skew minimization

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion

ISPD '00 Proceedings of the 2000 international symposium on Physical design
An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Buffered Clock Tree for High Quality IC Design

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design
Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Navigating registers in placement for clock network minimization

Proceedings of the 42nd annual Design Automation Conference
Keeping hot chips cool

Proceedings of the 42nd annual Design Automation Conference
Power-aware placement

Proceedings of the 42nd annual Design Automation Conference
Engineering details of a stable force-directed placer

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A Placement Methodology for Robust Clocking

VLSID '07 Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Traditionally, clock network layout is performed after cell placement. Such methodology is facing a serious problem in nanometer IC designs where people tend to use huge clock buffers for robustness against variations. That is, clock buffers are often placed far from ideal locations to avoid overlap with logic cells. As a result, both power dissipation and timing are degraded. In order to solve this problem, we propose a low power clock buffer planning methodology which is integrated with cell placement. A Bin-Divided Grouping algorithm is developed to construct virtual buffer tree, which can explicitly model the clock buffers in placement. The virtual buffer tree is dynamically updated during the placement to reflect the changes of latch locations. To reduce power dissipation, latch clumping is incorporated with the clock buffer planning. The experimental results show that our method can reduce clock power significantly by 21% on average.