Simultaneous on-chip bus synthesis and voltage scaling under random on-chip data traffic

Authors:
Sujan Pandey;Manfred Glesner
Affiliations:
Computer Architecture Group, University of Bremen, Bremen, Germany and Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2007

Citing 23
Cited 2

A new approach to the maximum-flow problem

Journal of the ACM (JACM)
Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Protocol selection and interface generation for HW-SW codesign

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Communication synthesis for distributed embedded systems

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Approximation Algorithms for the Discrete Time-Cost Tradeoff Problem

Mathematics of Operations Research
Power estimation for architectural exploration of HW/SW communication on system-level buses

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Address bus encoding techniques for system-level power optimization

Proceedings of the conference on Design, automation and test in Europe
LEneS: task scheduling for low-energy systems using variable supply voltage processors

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Proceedings of the 38th annual Design Automation Conference
Constraint-driven communication synthesis

Proceedings of the 39th annual Design Automation Conference
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Bus-Based Communication Synthesis on System-Level

ISSS '96 Proceedings of the 9th international symposium on System synthesis
On-chip traffic modeling and synthesis for MPEG-2 video applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings of the 42nd annual Design Automation Conference
Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint

Proceedings of the 43rd annual Design Automation Conference
FABSYN: floorplan-aware bus architecture synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Integrating communication protocol selection with hardware/software codesign

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Architectural energy optimization by bus splitting

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Design space exploration for optimizing on-chip communication architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Automated bus generation for multiprocessor SoC design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a statistical approach to synthesize an energy conscious the optimal bus width and the number of buses. The slack is exploited to maximize bus sharing and to reduce energy consumption by simultaneously scaling the voltage during the synthesis of on-chip communication bus. An assumption for bus synthesis is that a system has been partitioned and mapped onto the appropriate modules of a system-on-chip (SoC). Because of the diversity of applications to be run on a single SoC, there exists a variability of data size to be transferred among the on-chip communicating modules. This variability of data size is modeled as a random variable with a known distribution function. The resulting synthesis problem is relaxed to a convex quadratic optimization problem and solved efficiently using a convex optimization tool. The effectiveness of our approach is demonstrated by applying optimization to an automatically generated benchmark and a real-life application. By scaling voltage of a bus, a tradeoff between communication bus cost (bus width and the number of buses) and energy reduction is explored. The experimental results show the significant reduction in communication energy with scaling voltage. However, it offers a limitation to minimize the communication bus cost, if the voltage is scaled beyond its minimum limit. Furthermore, we also estimate the distribution of voltage under a random data size using an analytical method and the Monte Carlo simulation. The results show that the analytically estimated statistical parameters of voltage are close to the simulated results.