Memory Offset Assignment for DSPs

Authors:
Jinpyo Hong;J. Ramanujam
Affiliations:
School of Internet-Media Engineering, Korea University of Technology and Education, Cheonan, Korea;Dept. of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA, USA
Venue:
ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Year:
2007

Citing 14
Cited 1

Numerical recipes in C: the art of scientific computing

Numerical recipes in C: the art of scientific computing
Optimizing stack frame accesses for processors with restricted addressing modes

Software—Practice & Experience
Storage assignment to decrease code size

PLDI '95 Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation
Memory bank and register allocation in software synthesis for ASIPs

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Storage assignment to decrease code size

ACM Transactions on Programming Languages and Systems (TOPLAS)
Using register-transfer paths in code generation for heterogeneous memory-register architectures

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Algorithms for address assignment in DSP code generation

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Code generation algorithms for digital signal processors

Code generation algorithms for digital signal processors
Storage assignment optimizations to generate compact and efficient code on embedded DSPs

Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation
Address assignment combined with scheduling in DSP code generation

Proceedings of the 39th annual Design Automation Conference
Improving Offset Assignment on Embedded Processors Using Transformations

HiPC '00 Proceedings of the 7th International Conference on High Performance Computing
Improving Offset Assignment for Embedded Processors

LCPC '00 Proceedings of the 13th International Workshop on Languages and Compilers for Parallel Computing-Revised Papers
Instruction Set Design and Optimizations for Address Computation in DSP Architectures

ISSS '96 Proceedings of the 9th international symposium on System synthesis
Code generation and optimization for embedded digital signal processors

Code generation and optimization for embedded digital signal processors

On Heuristic Solutions to the Simple Offset Assignment Problem in Address-Code Optimization

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Compact code generation is very important for an embedded system that has to be implemented on a chip with a severely limited amount of size. Even though on-chip data memory optimization technique has been given more attention, on-chip instruction memory optimization should not be neglected. We propose in this paper some algorithms for a memory offset assignment for embedded DSP processors in order to minimize the number of instructions for address register operations. Extensive experimental results demonstrate the efficacy of our solution.