Using Normal Bases for Compact Hardware Implementations of the AES S-Box

Authors:
Svetla Nikova;Vincent Rijmen;Martin Schläffer
Affiliations:
Dept. ESAT/SCD-COSIC, Katholieke Universiteit Leuven, Heverlee, Belgium B-3001;Dept. ESAT/SCD-COSIC, Katholieke Universiteit Leuven, Heverlee, Belgium B-3001 and Institute for Applied Information Processing and Communications (IAIK), Graz University of Technology, Graz, Aust ...;Institute for Applied Information Processing and Communications (IAIK), Graz University of Technology, Graz, Austria A-8010
Venue:
SCN '08 Proceedings of the 6th international conference on Security and Cryptography for Networks
Year:
2008

Citing 8
Cited 3

Introduction to finite fields and their applications

Introduction to finite fields and their applications
Optimal normal bases in GF(pn)

Discrete Applied Mathematics
An ASIC Implementation of the AES SBoxes

CT-RSA '02 Proceedings of the The Cryptographer's Track at the RSA Conference on Topics in Cryptology
A Compact Rijndael Hardware Architecture with S-Box Optimization

ASIACRYPT '01 Proceedings of the 7th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology
Efficient Rijndael Encryption Implementation with Composite Field Arithmetic

CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
Area, delay, and power characteristics of standard-cell implementations of the AES S-Box

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
A systematic evaluation of compact hardware implementations for the rijndael s-box

CT-RSA'05 Proceedings of the 2005 international conference on Topics in Cryptology
A very compact s-box for AES

CHES'05 Proceedings of the 7th international conference on Cryptographic hardware and embedded systems

Threshold implementations of all 3×3 and 4×4 s-boxes

CHES'12 Proceedings of the 14th international conference on Cryptographic Hardware and Embedded Systems
Putting together what fits together: grÆstl

CARDIS'12 Proceedings of the 11th international conference on Smart Card Research and Advanced Applications
Low-power compact composite field AES S-Box/Inv S-Box design in 65nm CMOS using Novel XOR Gate

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The substitution box (S-box) of the Advanced Encryption Standard (AES) is based on the multiplicative inversion s(x) = xï戮驴 1in GF(256) and followed by an affine transformation in GF(2). The S-box is the most expansive building block of any hardware implementation of the AES, and the multiplicative inversion is the most costly step of the S-box transformation. There exist many publications about hardware implementations of the S-box and the smallest known implementations are based on normal bases. In this paper, we introduce a new method to implement the multiplicative inversion over GF(256) based on normal bases that have not been considered before in the context of AES implementations.