Algorithms for fast, memory efficient switch-level fault simulation

Authors:
E. Vandris;G. Sobelman
Affiliations:
Department of Electrical Engineering, University of Minnesota, Minneapolis, MN;Department of Electrical Engineering, University of Minnesota, Minneapolis, MN
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

COSMOS: a compiled simulator for MOS circuits

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Test pattern generation for sequential MOS circuits by symbolic fault simulation

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Differential fault simulation - a fast method using minimal memory

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Hierarchical multi-level fault simulation of large systems

Journal of Electronic Testing: Theory and Applications
Differential fault simulation for sequential circuits

Journal of Electronic Testing: Theory and Applications
Proofs: a fast, memory efficient sequential circuit fault simulator

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A parallel pattern mixed-level fault simulator

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Post-Layout Verification of the WE DSP32 Digital Signal Processor

IEEE Design & Test
Test Counting: A Tool for VLSI Testing

IEEE Design & Test
The concurrent simulation of nearly identical digital networks

DAC '73 Proceedings of the 10th Design Automation Workshop

A switch level fault simulation environment

Proceedings of the 37th Annual Design Automation Conference

Hi-index	0.00