Graph-Based Algorithms for Boolean Function Manipulation
IEEE Transactions on Computers
Formal verification by symbolic evaluation of partially-ordered trajectories
Formal Methods in System Design - Special issue on symbolic model checking
Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems
CARDIS '98 Proceedings of the The International Conference on Smart Card Research and Applications
Formal Verification of the Pentium® 4 Floating-Point Multiplier
Proceedings of the conference on Design, automation and test in Europe
A reflective functional language for hardware design and theorem proving
Journal of Functional Programming
Cryptol: specification, implementation and verification of high-grade cryptographic applications
Proceedings of the 2007 ACM workshop on Formal methods in security engineering
Challenges for formal verification in industrial setting
FMICS'06/PDMC'06 Proceedings of the 11th international workshop, FMICS 2006 and 5th international workshop, PDMC conference on Formal methods: Applications and technology
Hierarchical Verification of Galois Field Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
CAV '09 Proceedings of the 21st International Conference on Computer Aided Verification
Hybrid verification of a hardware modular reduction engine
Proceedings of the International Conference on Formal Methods in Computer-Aided Design
| Hi-index | 0.00 |
The Advanced Encryption Standard (AES), approved by National Institute of Standards and Technology, specifies a cryptographic algorithm that can be used to protect electronic data. The next generation of Intel micro-processor introduces a set of instructions known as AES-NI, that promises multi-folded acceleration of the AES encryption and decryption process. In this paper, we report about the formal verification of hardware support for these new instructions. The verification is based on use of Symbolic Trajectory Evaluation that lies at the base of formal verification methodology used by Intel Corporation. To our knowledge, this is the first formal verification of AES hardware support.