Low-complexity FFT/IFFT IP hardware macrocells for OFDM and MIMO-OFDM CMOS transceivers

Authors:
Sergio Saponara;Nicola E. L'Insalata;Luca Fanucci
Affiliations:
Dept. of Information Engineering, University of Pisa, Via G. Caruso 16, I-56122 Pisa, Italy;Dept. of Information Engineering, University of Pisa, Via G. Caruso 16, I-56122 Pisa, Italy;Dept. of Information Engineering, University of Pisa, Via G. Caruso 16, I-56122 Pisa, Italy
Venue:
Microprocessors & Microsystems
Year:
2009

Citing 15
Cited 3

Fast fourier transforms: a tutorial review and a state of the art

Signal Processing
A High-Speed Wireless LAN

IEEE Micro
Fast: FFT ASIC automated synthesis

Integration, the VLSI Journal
A New Approach to Pipeline FFT Processor

IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
Automatic generation of customized discrete fourier transform IPs

Proceedings of the 42nd annual Design Automation Conference
Automatic Generation of Low-Complexity FFT/IFFT Cores for Multi-Band OFDM Systems

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Rapid design of application specific FFT cores

IEEE Transactions on Signal Processing
A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers

IEEE Transactions on Consumer Electronics
A low clock frequency FFT core implementation for multiband full-rate ultra-wideband (UWB) receivers

IEEE Transactions on Consumer Electronics
An approach to simplify the design of IFFT/FFT cores for OFDM systems

IEEE Transactions on Consumer Electronics
A Low Power and Small Area FFT Processor for OFDM Demodulator

IEEE Transactions on Consumer Electronics
An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting

IEEE Transactions on Consumer Electronics
VLSI for OFDM

IEEE Communications Magazine
Multicarrier modulation for data transmission: an idea whose time has come

IEEE Communications Magazine
A short overview of the VDSL system requirements

IEEE Communications Magazine

Configurable array of low-complex SAR ADCs

Analog Integrated Circuits and Signal Processing
Automatic IP generation of FFT/IFFT processors with word-length optimization for MIMO-OFDM systems

EURASIP Journal on Advances in Signal Processing - Special issue on quantization of VLSI digital signal processing systems
Real-time and low-power processing of 3D direct/inverse discrete cosine transform for low-complexity video codec

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.01

Visualization

Abstract

The paper presents an automated environment for fast design space exploration and automatic generation of FFT/IFFT macrocells with minimum circuit and memory complexity within the numerical accuracy budget of the target application. The effectiveness of the tool is demonstrated through FPGA and CMOS implementations (90nm, 65nm and 45nm technologies) of the baseband processing in embedded OFDM transceivers. Compared with state-of-art FFT/IFFT IP cores, the proposed work provides macrocells with lower circuit complexity while keeping the same system performance (throughput, transform size and accuracy) and is the first addressing the requirements of all OFDM standards including MIMO systems: 802.11 WLAN, 802.16 WMAN, Digital Audio and Video Broadcasting in terrestrial, handheld and hybrid satellite-scenarios, Ultra Wide Band, Broadband on Power Lines, xDSL.