PPT: joint performance/power/thermal management of DRAM memory for multi-core systems

  • Authors:
  • Chung-Hsiang Lin;Chia-Lin Yang;Ku-Jei King

  • Affiliations:
  • National Taiwan University, Taipei, Taiwan ROC;National Taiwan University, Taipei, Taiwan ROC;IBM Corporation, Taipei, Taiwan ROC

  • Venue:
  • Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
  • Year:
  • 2009

Quantified Score

Hi-index 0.00

Visualization

Abstract

With the popularity of multi-core architecture, to sustain the memory demands from different cores, the memory system is expected to grow significantly in both speed and capacity. This will lead to increasing power consumption in the memory system. Therefore, it is critical to address the power issue in the memory subsystem. In designing a power-aware memory system, due to the interplay among power, thermal and performance, all the three factors need to be taken into account. In this paper, we propose the first joint performance, power and thermal management framework (PPT) through orchestrating task execution and page allocation. The PPT framework adapts to system loading to maximize power saving and avoid memory hotspot at the same time whiling sustaining the system bandwidth demand.