Square-Rooting Algorithms for High-Speed Digital Circuits
IEEE Transactions on Computers
Design of a high-speed square root multiply and divide unit
IEEE Transactions on Computers
On-the-fly conversion of redundant into conventional representations
IEEE Transactions on Computers
Design of the IBM RISC System/6000 floating-point execution unit
IBM Journal of Research and Development
Computation of elementary functions on the IBM RISC System/6000 processor
IBM Journal of Research and Development
Radix-4 Square Rot Without Initial PLA
IEEE Transactions on Computers
Square Rooting Algorithms for Integer and Floating-Point Numbers
IEEE Transactions on Computers
IEEE Transactions on Computers
On the Time Required to Perform Addition
Journal of the ACM (JACM)
A simple technique for digital division
Communications of the ACM
Computer Arithmetic: Principles, Architecture and Design
Computer Arithmetic: Principles, Architecture and Design
Simple Radix-4 Division with Operands Scaling
IEEE Transactions on Computers
Very High Radix Square Root with Prescaling and Rounding and a Combined Division/Square Root Unit
IEEE Transactions on Computers
High-Radix Division and Square-Root with Speculation
IEEE Transactions on Computers
Choices of Operand Truncation in the SRT Division Algorithm
IEEE Transactions on Computers
Complex Square Root with Operand Prescaling
Journal of VLSI Signal Processing Systems
Hi-index | 0.01 |
A scheme for performing higher radix square root based on prescaling of the radicand is presented to reduce the complexity of the result-digit selection. The scheme requires several steps, namely multiplication for prescaling the radicand, square root, multiplication for prescaling for the division, and division. Online algorithms are used to reduce the overall time and pipelining to reuse the different modules. An estimate of the execution time for a radix-256 unit for double-precision square root and a comparison with other implementations indicate that the proposed approach is an alternative to consider when designing a square-root unit.