Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications

Authors:
Renshen Wang;Nan-Chi Chou;Bill Salefski;Chung-Kuan Cheng
Affiliations:
University of California, San Diego, La Jolla, CA;Mentor Graphics Corporation, San Jose, CA;Mentor Graphics Corporation, San Jose, CA;University of California, San Diego, La Jolla, CA
Venue:
Proceedings of the 46th Annual Design Automation Conference
Year:
2009

Citing 11
Cited 2

Segmented bus design for low-power systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Architectural power optimization by bus splitting

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Clock-tree power optimization based on RTL clock-gating

Proceedings of the 40th annual Design Automation Conference
Power analysis of system-level on-chip communication architectures

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
System-Level Power Analysis Methodology Applied to the AMBA AHB Bus

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Sparse Distance Preservers and Additive Spanners

SIAM Journal on Discrete Mathematics
Timing-driven Steiner trees are (practically) free

Proceedings of the 43rd annual Design Automation Conference
Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)

Proceedings of the 2006 international symposium on Low power electronics and design
System-level power-performance trade-offs in bus matrix communication architecture synthesis

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Physical synthesis of bus matrix for high bandwidth low power on-chip communications

Proceedings of the 19th international symposium on Physical design
Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption of system-level on-chip communications is becoming more significant in the overall system-on-chip (SoC) power as technology scales down. In this paper, we propose a low power design technique of gated bus which can greatly reduce power consumption on state-of-the-art bus architectures. By adding demultiplxers and adopting a novel shortest-path Steiner graph, we achieve a flexible tradeoff between large power reduction versus small wire-length increment. According to our experiments, using the gated bus we can reduce on average 93.2% of wire capacitance per transaction, nearly half of bus dynamic power and on a scale of 5%~10% of total system power.