Spectrum: a hybrid nanophotonic-electric on-chip network

Authors:
Zheng Li;Dan Fay;Alan Mickelson;Li Shang;Manish Vachharajani;Dejan Filipovic;Wounjhang Park;Yihe Sun
Affiliations:
Tsinghua University, Beijing, China;University of Colorado, Boulder, CO;University of Colorado, Boulder, CO;University of Colorado, Boulder, CO;University of Colorado, Boulder, CO;University of Colorado, Boulder, CO;University of Colorado, Boulder, CO;Tsinghua University, Beijing, China
Venue:
Proceedings of the 46th Annual Design Automation Conference
Year:
2009

Citing 13
Cited 3

Low-Latency Virtual-Channel Routers for On-Chip Networks

Proceedings of the 31st annual international symposium on Computer architecture
The M5 Simulator: Modeling Networked Systems

IEEE Micro
Three-dimensional integrated circuits

IBM Journal of Research and Development - Advanced silicon technology
Predictions of CMOS compatible on-chip optical interconnect

Integration, the VLSI Journal
A novel dimensionally-decomposed router for on-chip communication in 3D architectures

Proceedings of the 34th annual international symposium on Computer architecture
Express virtual channels: towards the ideal interconnection fabric

Proceedings of the 34th annual international symposium on Computer architecture
On-Chip Optical Technology in Future Bus-Based Multicore Designs

IEEE Micro
Flattened Butterfly Topology for On-Chip Networks

IEEE Computer Architecture Letters
On-Chip Interconnection Networks of the TRIPS Chip

IEEE Micro
Corona: System Implications of Emerging Nanophotonic Technology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
Design Exploration of Optical Interconnection Networks for Chip Multiprocessors

HOTI '08 Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects

A composite and scalable cache coherence protocol for large scale CMPs

Proceedings of the international conference on Supercomputing
FeatherWeight: low-cost optical arbitration with QoS support

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

On many-core chip designs, short, often-multicast, latency-critical messages, used extensively in high-level coherence and synchronization protocols, often become the bottleneck of parallel performance scaling. This paper presents Spectrum, a hybrid nanophotonic-electric on-chip network that optimizes both throughput and latency. Spectrum's novel planar nanophotonic subnetwork broadcasts latency-critical messages through a wavelength-division multiplexed (WDM) two-dimensional waveguide. Spectrum's throughput-optimized packet-switching electrical subnetwork handles high bandwidth traffic. Overall, Spectrum delivers an almost ideal CMOS-compatible interconnection network for many-core systems.