A Verified Compiler for Synchronous Programs with Local Declarations

Authors:
Klaus Schneider;Jens Brandt;Tobias Schuele
Affiliations:
University of Kaiserslautern, Department of Computer Science, Reactive Systems Group, P.O. Box 3049, 67653 Kaiserslautern, Germany;University of Kaiserslautern, Department of Computer Science, Reactive Systems Group, P.O. Box 3049, 67653 Kaiserslautern, Germany;University of Kaiserslautern, Department of Computer Science, Reactive Systems Group, P.O. Box 3049, 67653 Kaiserslautern, Germany
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2006

Citing 14
Cited 12

Introduction to HOL: a theorem proving environment for higher order logic

Introduction to HOL: a theorem proving environment for higher order logic
Quick conservative causality analysis

ISSS '97 Proceedings of the 10th international symposium on System synthesis
ECL: a specification environment for system-level design

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
The foundations of Esterel

Proof, language, and interaction
Guarded commands, nondeterminacy and formal derivation of programs

Communications of the ACM
A new method for compiling schizophrenic synchronous programs

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Proving the Equivalence of Microstep and Macrostep Semantics

TPHOLs '02 Proceedings of the 15th International Conference on Theorem Proving in Higher Order Logics
A Verified Hardware Synthesis of Esterel Programs

DIPES '00 Proceedings of the IFIP WG10.3/WG10.4/WG10.5 International Workshop on Distributed and Parallel Embedded Systems: Architecture and Design of Distributed Embedded Systems
Embedding Imperative Synchronous Languages in Interactive Theorem Provers

ACSD '01 Proceedings of the Second International Conference on Application of Concurrency to System Design
Constructive Analysis of Cyclic Circuits

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Formal analysis of synchronous circuits

Formal analysis of synchronous circuits
Causality analysis of synchronous programs with delayed actions

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Maximal Causality Analysis

ACSD '05 Proceedings of the Fifth International Conference on Application of Concurrency to System Design
Analysis of cyclic combinational circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Loops in esterel

ACM Transactions on Embedded Computing Systems (TECS)
Verifying the adaptation behavior of embedded systems

Proceedings of the 2006 international workshop on Self-adaptation and self-managing systems
Separate compilation for synchronous programs

Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems
Refining schizophrenia via graph reachability in esterel

MEMOCODE'09 Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign
Static data-flow analysis of synchronous programs

MEMOCODE'09 Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign
Translating concurrent action oriented specifications to synchronous guarded actions

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Multithreaded code from synchronous programs: extracting independent threads for OpenMP

Proceedings of the Conference on Design, Automation and Test in Europe
SMT-based optimization for synchronous programs

Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems
Approximate reachability for dead code elimination in esterel

ATVA'05 Proceedings of the Third international conference on Automated Technology for Verification and Analysis
A hoare calculus for the verification of synchronous languages

PLPV '12 Proceedings of the sixth workshop on Programming languages meets program verification
Detection of harmful schizophrenic statements in esterel

ACM Transactions on Embedded Computing Systems (TECS)
Passive code in synchronous programs

ACM Transactions on Embedded Computing Systems (TECS) - Special Section ESFH'12, ESTIMedia'11 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe the translation of Esterel-like programs with delayed actions to equivalent transition relations and equation systems. Potential schizophrenia problems arising from local declarations are solved by (1) generating copies of the surface of the statement and (2) renaming the local variables in these copies to allow them to have different values at the same point of time. The translation runs in polynomial time and has been formally verified with the HOL theorem prover.