The Manchester prototype dataflow computer
Communications of the ACM - Special section on computer architecture
First version of a data flow procedure language
Programming Symposium, Proceedings Colloque sur la Programmation
DDDP-a Distributed Data Driven Processor
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A data flow processor array system: Design and analysis
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
ACM Computing Surveys (CSUR)
ACM '87 Proceedings of the 1987 Fall Joint Computer Conference on Exploring technology: today and tomorrow
Dataflow Computing Models, Languages, and Machines for Intelligence Computations
IEEE Transactions on Software Engineering - Special Issue on Artificial Intelligence in Software Applications
System architecture of parallel processing system -Harry-
ICS '88 Proceedings of the 2nd international conference on Supercomputing
The Epsilon dataflow processor
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Cache Memories for Data Flow Machines
IEEE Transactions on Computers
Manchester data-flow: a progress report
ICS '92 Proceedings of the 6th international conference on Supercomputing
Self-regulation of workload in the Manchester Data-Flow computer
Proceedings of the 28th annual international symposium on Microarchitecture
Dataflow computer development in Japan
ICS '90 Proceedings of the 4th international conference on Supercomputing
The specification of a new Manchester Dataflow machine
ICS '89 Proceedings of the 3rd international conference on Supercomputing
Asynchrony in parallel computing: from dataflow to multithreading
Progress in computer research
Asynchrony in parallel computing: from dataflow to multithreading
Progress in computer research
Iterative Instructions in the Manchester Dataflow Computer
IEEE Transactions on Parallel and Distributed Systems
Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Area-Performance Trade-offs in Tiled Dataflow Architectures
Proceedings of the 33rd annual international symposium on Computer Architecture
Modeling instruction placement on a spatial architecture
Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures
Reducing control overhead in dataflow architectures
Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Instruction scheduling for a tiled dataflow architecture
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
ACM Transactions on Computer Systems (TOCS)
Hi-index | 0.00 |
A processing element and a structure element of data flow computer SIGMA-1 for scientific computations is now operational. The elements are evaluated for several benchmark programs. For efficient execution of loop constructs, the sticky token mechanism which holds loop invariants is evaluated and exhibits a remarkable effect. From the standpoint that performance of a single processor of a data flow computer must be comparable to that of a Von Neumann computer, comparison of both computers is discussed and improvement of the SIGMA-1 instruction set is proposed.