Sleep transistor sizing for leakage power minimization considering charge balancing

Authors:
De-Shiuan Chiou;Shih-Hsin Chen;Shih-Chieh Chang
Affiliations:
Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan;Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan;Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 14
Cited 2

Vector generation for maximum instantaneous current through supply lines for CMOS circuits

DAC '97 Proceedings of the 34th annual Design Automation Conference
Transistor sizing issues and tool for multi-threshold CMOS technology

DAC '97 Proceedings of the 34th annual Design Automation Conference
MTCMOS hierarchical sizing based on mutual exclusive discharge patterns

DAC '98 Proceedings of the 35th annual Design Automation Conference
Design and optimization of dual-threshold circuits for low-voltage low-power applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Subthreshold leakage modeling and reduction techniques

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power-Gating

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Parametric yield estimation considering leakage variability

Proceedings of the 41st annual Design Automation Conference
Distributed sleep transistor network for power reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Full-chip analysis of leakage power under process variations, including spatial correlations

Proceedings of the 42nd annual Design Automation Conference
A vectorless estimation of maximum instantaneous current for sequential circuits

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Challenges in sleep transistor design and implementation in low-power designs

Proceedings of the 43rd annual Design Automation Conference
Design and optimization of multithreshold CMOS (MTCMOS) circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Sleep transistor sizing for leakage power minimization considering temporal correlation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Towards process variation-aware power gating

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the effective techniques to reduce leakage power is power gating. Previously, a Distributed Sleep Transistor Network was proposed to reduce the sleep transistor area for power gating by connecting all the virtual ground lines together to minimize the Maximum Instantaneous Current flowing through sleep transistors. In this paper, we propose a new methodology for determining the sizes of sleep transistors of the DSTN structure. We present novel algorithms and theorems for efficiently estimating a tight upper bound of the voltage drop and minimizing the sizes of sleep transistors. We also present mathematical proofs of our theorems and lemmas in detail. Our experimental results show 23.36% sleep transistor area reduction compared to the previous work on average.