Vector generation for maximum instantaneous current through supply lines for CMOS circuits

Authors:
Angela Krstić;Kwang-Ting Cheng
Affiliations:
Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA;Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA
Venue:
DAC '97 Proceedings of the 34th annual Design Automation Conference
Year:
1997

Citing 2
Cited 29

Maximum power estimation for CMOS circuits using deterministic and statistic approaches

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Estimation of maximum current envelope for power bus analysis and design

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Design and analysis of power distribution networks in PowerPC microprocessors

DAC '98 Proceedings of the 35th annual Design Automation Conference
Full-chip verification methods for DSM power distribution systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
Emerging power management tools for processor design

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Estimation of maximum power supply noise for deep sub-micron designs

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Full-chip verification of UDSM designs

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Hierarchical analysis of power distribution networks

Proceedings of the 37th Annual Design Automation Conference
Current signature compression for IR-drop analysis

Proceedings of the 37th Annual Design Automation Conference
Exact and approximate estimation for maximum instantaneous current of CMOS circuits

Proceedings of the conference on Design, automation and test in Europe
Maximum current estimation considering power gating

Proceedings of the 2001 international symposium on Physical design
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients

Proceedings of the 39th annual Design Automation Conference
Simulation and optimization of the power distribution network in VLSI circuits

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
On-chip decoupling capacitor optimization using architectural level prediction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Distributed sleep transistor network for power reduction

Proceedings of the 40th annual Design Automation Conference
Power Bus Maximum Voltage Drop in Digital VLSI Circuits

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
A stochastic approach To power grid analysis

Proceedings of the 41st annual Design Automation Conference
Vectorless Analysis of Supply Noise Induced Delay Variation

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Static Verification of Test Vectors for IR Drop Failure

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
High-level area and power-up current estimation considering rich cell library

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Distributed sleep transistor network for power reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Stochastic Power Grid Analysis Considering Process Variations

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Power estimation starategies for a low-power security processor

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Timing driven power gating

Proceedings of the 43rd annual Design Automation Conference
RT-level vector selection for realistic peak power simulation

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Context-sensitive static transistor-level IR analysis

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Sleep transistor sizing for leakage power minimization considering charge balancing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Technique for controlling power-mode transition noise in distributed sleep transistor network

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Modeling and estimation of power supply noise using linear programming

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present two new algorithms for generating a smallset of patterns for estimating the maximum instantaneouscurrent through the power supply lines for CMOScircuits.The first algorithm is based on timed ATPG,while the second is a probability-based approach.Bothalgorithms can handle circuits with arbitrary but knowndelays and they produce a set of 2-vector tests.Experimentalresults demonstrating that the outcome of applyingour algorithms is a small set of patterns producinga current that is a tight lower bound on the maximuminstantaneous current are included.