Priority-based packet communication on a bus-shaped structure for FPGA-systems

Authors:
Oliver Sander;Benjamin Glas;Christoph Roth;Jürgen Becker;Klaus D. Müller-Glaser
Affiliations:
Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany;Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 10
Cited 2

A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Design theory and implementation for low-power segmented bus systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Networks on Silicon: Blessing or Nightmare?

DSD '02 Proceedings of the Euromicro Symposium on Digital Systems Design
A Study on Communication Issues for Systems-on-Chip

Proceedings of the 15th symposium on Integrated circuits and systems design
NoCs: A new Contract between Hardware and Software

DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
LiPaR: A light-weight parallel router for FPGA-based networks-on-chip

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology

Proceedings of the 42nd annual Design Automation Conference
Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices

IEEE Design & Test
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches

ACM Transactions on Design Automation of Electronic Systems (TODAES)

A portable, efficient inter-core communication scheme for embedded multicore platforms

Journal of Systems Architecture: the EUROMICRO Journal
Prime field ECDSA signature processing for reconfigurable embedded systems

International Journal of Reconfigurable Computing - Special issue on selected papers from the international workshop on reconfigurable communication-centric systems on chips (ReCoSoC' 2010)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present an application tailored packed-based SoC communication system with one-hop communication between all entities, priority-based arbitration, broadcast and multicast support on a bus-shaped basis. It is located as a hybrid between NoC and bus approaches, closing the gap for mostly streaming-based systems with the need for highly flexible communication patterns and multicast messages that are below a certain size. The system is implemented and evaluated on a FPGA within a car-to-car communication gateway application.