Design theory and implementation for low-power segmented bus systems

Authors:
W.-B. Jone;J. S. Wang;Hsueh-I Lu;I. P. Hsu;J.-Y. Chen
Affiliations:
University of Cincinnati, Cincinnati, OH;National Chung-Cheng University, Chia-Yi, Taiwan;Academia Sinica, Taipei, Taiwan;Faraday Technology Corp., Hsinchu, Taiwan;Winbond Electronics Corp., Hsinchu, Taiwan
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2003

Citing 7
Cited 10

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Segmented bus design for low-power systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The 8051 Microcontroller

The 8051 Microcontroller
Low Power Digital CMOS Design

Low Power Digital CMOS Design
Power Optimization of Delay Constrained CMOS Bus Drivers

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Coding a terminated bus for low power

GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Multiterminal flows and cuts

Operations Research Letters

A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Power reduction techniques for microprocessor systems

ACM Computing Surveys (CSUR)
The SegBus platform - architecture and communication mechanisms

Journal of Systems Architecture: the EUROMICRO Journal
Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Local search: is brute-force avoidable?

IJCAI'09 Proceedings of the 21st international jont conference on Artifical intelligence
Priority-based packet communication on a bus-shaped structure for FPGA-systems

Proceedings of the Conference on Design, Automation and Test in Europe
Energy efficient joint scheduling and multi-core interconnect design

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Control for power gating of wires

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power-saving scheduling for weakly dynamic voltage scaling devices

WADS'05 Proceedings of the 9th international conference on Algorithms and Data Structures

Quantified Score

Hi-index	0.00

Visualization

Abstract

The concept of bus segmentation has been proposed to minimize power consumption by reducing the switched capacitance on each bus [Chen et al. 1999]. This paper details the design theory and implementation issues of segmented bus systems. Based on a graph model and the Gomory-Hu cut-equivalent tree algorithm, a bus can be partitioned into several bus segments separated by pass transistors. Highly communicating devices are placed to adjacent bus segments, so most data communication can be achieved by switching a small portion of the bus segments. Thus, a significant amount of power consumption can be saved. It can be proved that the proposed bus partitioning method achieves an optimal solution. The concept of tree clustering is also proposed to merge bus segments for further power reduction. The design flow, which includes bus tree construction in the register-transfer level and bus segmentation cell placement and routing in the physical level, is discussed for design implementation. The technology has been applied to a μ-controller design, and simulation results by PowerMill show significant improvement in power consumption.