Resource based optimization for simultaneous shield and repeater insertion

Authors:
Renatas Jakushokas;Eby G. Friedman
Affiliations:
Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY;Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 11
Cited 0

Efficient coupled noise estimation for on-chip interconnects

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Transparent repeaters

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
A bus delay reduction technique considering crosstalk

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Modeling and analysis of differential signaling for minimizing inductive cross-talk

Proceedings of the 38th annual Design Automation Conference
Wire Swizzling to Reduce Delay Uncertainty Due to Capacitive Coupling

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Formal derivation of optimal active shielding for low-power on-chip buses

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Wire shaping of RLC interconnects

Integration, the VLSI Journal
Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Crosstalk modeling for coupled RLC interconnects with application to shield insertion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new approach for resource based optimization for high performance integrated circuits is presented. The methodology is applied to simultaneous shield and repeater insertion, resulting in minimum coupling noise under power, delay, and area constraints. Design expressions exhibiting parabolic noise behavior are compared with SPICE simulations. Due to the parabolic coupled noise behavior, the minimum noise is established. A design case is compared with only shielding and only repeater insertion techniques, exhibiting enhanced performance for different resources.