Buffered clock tree sizing for skew minimization under power and thermal budgets

Authors:
Krit Athikulwongse;Xin Zhao;Sung Kyu Lim
Affiliations:
Georgia Institute of Technology, Atlanta, Georgia;Georgia Institute of Technology, Atlanta, Georgia;Georgia Institute of Technology, Atlanta, Georgia
Venue:
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Year:
2010

Citing 8
Cited 2

Bounded-skew clock and Steiner routing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Analysis and optimization of thermal issues in high-performance VLSI

Proceedings of the 2001 international symposium on Physical design
TACO: temperature aware clock-tree optimization

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Clock buffer and wire sizing using sequential programming

Proceedings of the 43rd annual Design Automation Conference
Impact of Thermal Gradients on Clock Skew and Testing

IEEE Design & Test
Minimal skew clock embedding considering time variant temperature gradient

Proceedings of the 2007 international symposium on Physical design
Cell-level placement for improving substrate thermal distribution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
General skew constrained clock network sizing based on sequential linear programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Discharge-path-based antenna effect detection and fixing for X-architecture clock tree

Integration, the VLSI Journal
Modeling and characterization of thermally induced skew on clock distribution networks of nanometric ICs

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we study the clock tree sizing problem for thermal-aware skew minimization under power and thermal budgets. Clock wire/buffer sizing affects not only the delay/skew, but also the power dissipation of the clock tree. This effect in turn triggers changes in thermal distribution, making re-computation of the delay/skew necessary. Thus, the interaction among skew, power, and temperature is highly complicated if tied with clock wire/buffer sizing. In order to efficiently combat the time-varying nature of underlying thermal profile, we focus on two kinds of skew, depending on the number of thermal profiles given: skew value and skew range. The former refers to the skew value computed under a single steady-state thermal profile, whereas the latter refers to the skew range computed based on multiple thermal profiles. Our thermal-aware sequential-linear-programming approach maintains near-zero skew value and narrow skew range while keeping the power dissipation and temperature under the given budgets.