Clock buffer and wire sizing using sequential programming

Authors:
Matthew R. Guthaus;Dennis Sylvester;Richard B. Brown
Affiliations:
University of Michigan, Ann Arbor, MI;University of Michigan, Ann Arbor, MI;University of Utah, Salt Lake City, UT
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 14
Cited 16

Clock Skew Optimization

IEEE Transactions on Computers
Zero skew clock net routing

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Reliable non-zero skew clock trees using wire width optimization

DAC '93 Proceedings of the 30th international Design Automation Conference
Optimal wire-sizing formula under the Elmore delay model

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Optimal clock skew scheduling tolerant to process variations

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Uncertainty-aware circuit optimization

Proceedings of the 39th annual Design Automation Conference
Process variation aware clock tree routing

Proceedings of the 2003 international symposium on Physical design
Buffer sizing for clock power minimization subject to general skew constraints

Proceedings of the 41st annual Design Automation Conference
Statistical Clock Skew Analysis Considering Intra-Die Process Variations

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Statistical Analysis of Clock Skew Variation in H-Tree Structure

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Minimal buffer insertion in clock trees with skew and slew rate constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
EWA: efficient wiring-sizing algorithm for signal nets and clock nets

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Skew aware polarity assignment in clock tree

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Discrete buffer and wire sizing for link-based non-tree clock networks

Proceedings of the 2008 international symposium on Physical design
Clock tree synthesis with data-path sensitivity matching

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Skew-aware polarity assignment in clock tree

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Accurate clock mesh sizing via sequential quadraticprogramming

Proceedings of the 19th international symposium on Physical design
Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Non-uniform clock mesh optimization with linear programming buffer insertion

Proceedings of the 47th Design Automation Conference
Discrete buffer and wire sizing for link-based non-tree clock networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Buffered clock tree sizing for skew minimization under power and thermal budgets

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Meshworks: a comprehensive framework for optimized clock mesh network synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
High-performance clock mesh optimization

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty

Integration, the VLSI Journal
Revisiting automated physical synthesis of high-performance clock networks

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes

Proceedings of the 2013 ACM international symposium on International symposium on physical design
A self-tuning multi-objective optimization framework for geometric programming with gate sizing applications

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Smart non-default routing for clock power reduction

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper investigates methods for clock skew minimization using buffer and wire sizing. First, a technique that significantly improves solution quality and stability of sequential programming-based buffer/wire sizing is used. Then, a new formulation of clock skew minimization that uses quadratic programming and considers sub-critical skews in addition to the most critical skews is presented. The quality of results are verified to be more robust using Monte Carlo simulations to account for process sensitivity. For the same power budget, the sequential quadratic programming (SQP) method has better expected skew, standard deviation, and overall CPU time on average.