Contrasting topologies for regular interconnection networks under the constraints of nanoscale silicon technology

Authors:
Daniele Ludovici;Georgi N. Gaydadjiev;Francisco Gilabert;Maria E. Gomez;Davide Bertozzi
Affiliations:
TU Delft, Delft, The Netherlands;TU Delft, Delft, The Netherlands;University of Valencia;University of Valencia;University of Ferrara, Ferrara, Italy
Venue:
Proceedings of the Third International Workshop on Network on Chip Architectures
Year:
2010

Citing 13
Cited 0

Networks on Chips: A New SoC Paradigm

Computer
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
SUNMAP: a tool for automatic topology selection and generation for NoCs

Proceedings of the 41st annual Design Automation Conference
×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Design tradeoffs for tiled CMP on-chip networks

Proceedings of the 20th annual international conference on Supercomputing
Early wire characterization for predictable network-on-chip global interconnects

Proceedings of the 2007 international workshop on System level interconnect prediction
An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
NoC Topologies Exploration based on Mapping and Simulation Models

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Bringing NoCs to 65 nm

IEEE Micro
Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Polaris: a system-level roadmapping toolchain for on-chip interconnection networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nowadays, system designers have adopted Networks-on-Chip as communication infrastructure of general-purpose tile-based Multi-Processor System-on-Chip (MPSoC). Such decision implies that a certain topology has to be selected to efficiently interconnect many cores on the chip. To ease such a choice, the networking literature offers a plethora of works about topology analysis and characterization for the off-chip domain. However, theoretical parameters and many intuitive assumptions of such off-chip networks do not necessarily hold when a topology is laid out on a 2D silicon surface. This is due to the distinctive features of silicon technology design pitfalls. This work is a first milestone to bridge this gap, in fact, we propose a comprehensive analysis framework to assess k-ary n-mesh and C-mesh topologies at different level of abstractions, from system to layout level, while capturing implications of system and layout parameters across design hierarchy. When a certain topology proves to be slow due to long links crossing the chip, pipeline stages have been inserted to cope with such slow-down. Furthermore, costs of such speed-up technique have been evaluated to draw a comprehensive performance/area figure.