NoC Topologies Exploration based on Mapping and Simulation Models

Authors:
Luciano Bononi;Nicola Concer;Miltos Grammatikakis;Marcello Coppola;Riccardo Locatelli
Affiliations:
University of Bologna;University of Bologna;General Sciences TEI-Crete, Heraklion, Crete, Grece;General Sciences TEI-Crete, Heraklion, Crete, Grece;General Sciences TEI-Crete, Heraklion, Crete, Grece
Venue:
DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Year:
2007

Citing 0
Cited 13

Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
CTC: An end-to-end flow control protocol for multi-core systems-on-chip

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
An analysis of on-chip interconnection networks for large-scale chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO)
Combining mapping and partitioning exploration for NoC-based embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
The connection-then-credit flow control protocol for heterogeneous multicore systems-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
aEqualized: a novel routing algorithm for the Spidergon network on chip

Proceedings of the Conference on Design, Automation and Test in Europe
Contrasting topologies for regular interconnection networks under the constraints of nanoscale silicon technology

Proceedings of the Third International Workshop on Network on Chip Architectures
Partitioning and mapping on NoC-Based MPSoC: an energy consumption saving approach

Proceedings of the 4th International Workshop on Network on Chip Architectures
A survey on application mapping strategies for Network-on-Chip design

Journal of Systems Architecture: the EUROMICRO Journal
Exploring topologies for source-synchronous ring-based network-on-chip

Proceedings of the Conference on Design, Automation and Test in Europe
CusNoC: fast full-chip custom NoC generation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A fast, source-synchronous ring-based network-on-chip design

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

NoC architectures are considered the next generation of communication infrastructure for future systems-onchip. Selection of the network architecture and mapping of IP nodes onto the NoC topology are two important research topics. In this paper we compare well known NoC interconnect systems, specifically, Ring, 2d-Mesh, Spidergon and unbuffered Crossbar using theoretical uniform traffic based on the request/reply paradigm as well as a realistic traffic based on a Mpeg4 application. The IP mapping is computed by the SCOTCH partitioning tool opportunely modified to maximize selected embedding quality criteria under multiple topological constraints.