Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Authors:
D. Ludovici;F. Gilabert;S. Medardoni;C. Gómez;M. E. Gómez;P. López;G. N. Gaydadjiev;D. Bertozzi
Affiliations:
Delft University of Technology, The Netherlands;Universidad Politecnica de Valencia, Spain;University of Ferrara, Ferrara, Italy;Universidad Politecnica de Valencia, Spain;Universidad Politecnica de Valencia, Spain;Universidad Politecnica de Valencia, Spain;Delft University of Technology, The Netherlands;University of Ferrara, Ferrara, Italy
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 13
Cited 14

Getting to the bottom of deep submicron II: a global wiring paradigm

ISPD '99 Proceedings of the 1999 international symposium on Physical design
Networks on Chips: A New SoC Paradigm

Computer
k -ary n -trees: High Performance Networks for Massively Parallel Architectures

IPPS '97 Proceedings of the 11th International Symposium on Parallel Processing
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
SPIN: A Scalable, Packet Switched, On-Chip Micro-Network

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Fault tolerance overhead in network-on-chip flow control schemes

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
Bringing NoCs to 65 nm

IEEE Micro
Three-Dimensional Layout of On-Chip Tree-Based Networks

ISPAN '08 Proceedings of the The International Symposium on Parallel Architectures, Algorithms, and Networks
Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Beyond Fat--tree: Unidirectional Load--Balanced Multistage Interconnection Network

IEEE Computer Architecture Letters
Analyzing the performance of mesh and fat-tree topologies for network on chip design

EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing

Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Yield-oriented evaluation methodology of network-on-chip routing implementations

SOC'09 Proceedings of the 11th international conference on System-on-chip
Improving the Performance of GALS-Based NoCs in the Presence of Process Variation

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Design of High-Radix Clos Network-on-Chip

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs

Proceedings of the Conference on Design, Automation and Test in Europe
A methodology for the characterization of process variation in NoC links

Proceedings of the Conference on Design, Automation and Test in Europe
Contrasting topologies for regular interconnection networks under the constraints of nanoscale silicon technology

Proceedings of the Third International Workshop on Network on Chip Architectures
A learning-based approach to the automated design of MPSoC networks

ARCS'11 Proceedings of the 24th international conference on Architecture of computing systems
3D NOC for many-core processors

Microelectronics Journal
Selecting the optimal system: automated design of application-specific systems-on-chip

Proceedings of the 4th International Workshop on Network on Chip Architectures
Power efficiency of wavelength-routed optical NoC topologies for global connectivity of 3D multi-core processors

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis

Proceedings of the Conference on Design, Automation and Test in Europe
Design and implementation of an on-chip permutation network for multiprocessor system-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Most of past evaluations of fat-trees for on-chip interconnection networks rely on oversimplifying or even irrealistic architecture and traffic pattern assumptions, and very few layout analyses are available to relieve practical feasibility concerns in nanoscale technologies. This work aims at providing an in-depth assessment of physical synthesis efficiency of fat-trees and at extrapolating silicon-aware performance figures to back-annotate in the system-level performance analysis. A 2D mesh is used as a reference architecture for comparison, and a 65 nm technology is targeted by our study. Finally, in an attempt to mitigate the implementation cost of k-ary n-tree topologies, we also review an alternative unidirectional multi-stage interconnection network which is able to simplify the fat-tree architecture and to minimally impact performance.