Wrapper design for multifrequency IP cores

Authors:
Qiang Xu;Nicola Nicolici
Affiliations:
Computer-Aided Design and Test Group, Department of Electrical and Computer Engineering, McMaster University, Hamilton, Canada;Computer-Aided Design and Test Group, Department of Electrical and Computer Engineering, McMaster University, Hamilton, Canada
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 19
Cited 2

Digital systems engineering

Digital systems engineering
Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs

Proceedings of the 39th annual Design Automation Conference
Test of future system-on-chips

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

Journal of Electronic Testing: Theory and Applications
A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm

Journal of Electronic Testing: Theory and Applications
ScanBist: A Multifrequency Scan-Based BIST Method

IEEE Design & Test
A structured test re-use methodology for core-based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured and scalable mechanism for test access to embedded reusable cores

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Test generation for designs with multiple clocks

Proceedings of the 40th annual Design Automation Conference
Testing Embedded Cores Using Partial Isolation Rings

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
11.1 High-Speed Serializing/De-Serializing Design-For-Test Method for Evaluating a 1 GHz Microprocessor

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
Advanced Synchronous Scan Test Methodology for Multi Clock Domain ASICs

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Wrapper Design for Embedded Core Test

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Test and Debug Strategy of the PNX8525 Nexperia" Digital Video Platform System Chip

ITC '01 Proceedings of the 2001 IEEE International Test Conference
Scan Test Data Volume Reduction in Multi-Clocked Designs with Safe Capture Technique

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Logic BIST for Large Industrial Designs: Real Issues and Case Studies

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Achieving At-Speed Structural Test

IEEE Design & Test
An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

ETW '03 Proceedings of the 8th IEEE European Test Workshop
Addressing useless test data in core-based system-on-a-chip test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Test Scheduling for Multi-Clock Domain SoCs under Power Constraint

IEICE - Transactions on Information and Systems
Fast test integration: toward plug-and-play at-speed testing of multiple clock domains based on IEEE standard 1500

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper addresses the testability problems raised by intellectual property cores with multiple clock domains. The proposed solution is based on a novel core wrapper architecture and a new wrapper design algorithm. It is shown how multifrequency at-speed test response capture can be achieved via the design of capture windows without any structural modifications to the logic within the embedded core. The new features in the core wrapper architecture, which introduce limited hardware overhead, can also synchronize the external tester channels with the core's internal scan chains in the shift mode. Thus, the wrapper implementation space can be explored in order to efficiently utilize the available tester bandwidth while meeting the constraints on the maximum internal shift frequency that guarantees low testing time within the given power ratings. Using experimental data, the benefits of the proposed solution are demonstrated by analyzing the tradeoffs between the number of tester channels, testing time, area overhead, and power dissipation.